



 **TEXAS  
INSTRUMENTS**

---

**ABT**  
**Advanced BiCMOS Technology**  
**A High-Performance Line of 5-V and 3.3-V Products**

*Data Book*

*Data Book*

**ABT**  
**Advanced BiCMOS Technology**  
**A High-Performance Line of 5-V and 3.3-V Products**

1994

1994

*Advanced Bus-Interface and Management Logic*

---

<b>General Information</b>	<b>1</b>
<b>ABT Octals</b>	<b>2</b>
<b>ABT Widebus™</b>	<b>3</b>
<b>ABTE/ETL Widebus™</b>	<b>4</b>
<b>ABT Widebus+™</b>	<b>5</b>
<b>ABT Memory Drivers</b>	<b>6</b>
<b>Futurebus+/BTL Transceivers</b>	<b>7</b>
<b>IEEE 1149.1 (JTAG) Boundary-Scan Logic</b>	<b>8</b>
<b>LVT Octals</b>	<b>9</b>
<b>LVT Widebus™</b>	<b>10</b>
<b>LVT Memory Drivers</b>	<b>11</b>
<b>GTL Widebus™</b>	<b>12</b>
<b>Application Notes and Articles</b>	<b>13</b>
<b>Characterization Information</b>	<b>14</b>
<b>Mechanical Data</b>	<b>15</b>



***ABT***  
***Advanced BiCMOS Technology***  
***Data Book***

**A High-Performance Line of  
5-V and 3.3-V Products**



### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

## INTRODUCTION

As the operating frequencies of microprocessors increase, the period of time allotted for memory access, arithmetic computation, or similar operations decreases. With this in mind, a new series of advanced bus-interface products, developed with the Texas Instruments submicron Advanced BiCMOS (ABT) process technology, assumes a prominent role as the key high-performance logic needed in today's workstation, personal and portable computers, and telecom systems. The goal of this family of products is to provide to system designers a bus-interface solution combining high-drive capability, lower power consumption, signal integrity, and propagation delays fast enough to appear transparent with respect to overall system performance. Fine-pitch package options simplify layout, reduce required board space, and decrease overall system costs. Novel circuit-design techniques add value over competitive solutions.

This edition of Texas Instruments 1994 ABT Advanced BiCMOS Technology Data Book includes the broadest line of advanced bus products in the industry. As new bus architectures and logic standards are being developed, Texas Instruments continues to lead the industry in producing advanced logic to support these emerging technologies. Included in this book are the first production bus-interface devices conformant to the enhanced transceiver logic (ETL) and Gunning transceiver logic (GTL) standards. Data sheets have also been added to other sections to reflect new products under development. The ABT and LVT boundary-scan (JTAG) data sheets have been moved to the 1994 Boundary-Scan Logic IEEE Std 1149.1 (JTAG) Data Book. All of the devices contained in this data book incorporate the Texas Instruments high-performance EPIC-IIB™ submicron ABT process.

The products described in this data book have been designed specifically to help system engineers meet the varied and stringent requirements of their end equipments. Products range from the simple and popular octal buffer/transceiver to the extremely complex 36-bit universal bus transceiver (UBT™). For midscale integration, a whole series of 16-bit Widebus™ products exist. Because board costs also affect system costs, it is desirable for chips to be housed in a variety of packaging options to save space. Each of the products in the data book are offered in a number of different surface-mount and fine-pitch package options such as the shrink small-outline package (SSOP) and the thin shrink small-outline package (TSSOP). Circuit design techniques built into the silicon such as mixed mode, power on demand, and bus hold offer enhanced parametrics and save having to discretely implement these enhancements.

Most of the products in the data book are available in production quantities. Please contact your local authorized distributor or Texas Instruments representative for details on any of these devices. Some of the devices in this data book are not yet available in production quantities; information on these devices is included as Product Preview. Texas Instruments is also evaluating many other devices for market introduction. Please contact the Advanced System Logic hotline at (214) 997-5202 to learn more about plans for these devices.

Finally, in addition to specific information on the products, the data book contains other useful sections including mechanical data, application notes, and characterization information.

We hope you agree that Texas Instruments has the most complete line of high-performance bus-interface logic in the industry. We hope that these products will meet your system and design needs.

EPIC, EPIC-IIB, EPIC-III, OEC, SCOPE, UBE, UBT, Widebus, Widebus+, and Shrink Widebus are trademarks of Texas Instruments Incorporated.

## PRODUCT STAGE STATEMENTS

*Product stage statements* are used on Texas Instruments data sheets to indicate the development stage(s) of the product(s) specified in the data sheets.

If all products specified in a data sheet are at the same development stage, the appropriate statement from the following list is placed in the lower left corner of the first page of the data sheet.

**PRODUCTION DATA** information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**ADVANCE INFORMATION** concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

**PRODUCT PREVIEW** information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

If not all products specified in a data sheet are at the **PRODUCTION DATA** stage, then the first statement below is placed in the lower left corner of the first page of the data sheet. Subsequent pages of the data sheet containing **PRODUCT PREVIEW** information or **ADVANCE INFORMATION** are then marked in the lower left-hand corner with the appropriate statement given below:

**UNLESS OTHERWISE NOTED** this document contains **PRODUCTION DATA** information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**ADVANCE INFORMATION** concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

**PRODUCT PREVIEW** information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

<b>General Information</b>	<b>1</b>
<b>ABT Octals</b>	<b>2</b>
<b>ABT Widebus™</b>	<b>3</b>
<b>ABTE/ETL Widebus™</b>	<b>4</b>
<b>ABT Widebus+™</b>	<b>5</b>
<b>ABT Memory Drivers</b>	<b>6</b>
<b>Futurebus+ /BTL Transceivers</b>	<b>7</b>
<b>IEEE 1149.1 (JTAG) Boundary-Scan Logic</b>	<b>8</b>
<b>LVT Octals</b>	<b>9</b>
<b>LVT Widebus™</b>	<b>10</b>
<b>LVT Memory Drivers</b>	<b>11</b>
<b>GTL Widebus™</b>	<b>12</b>
<b>Application Notes and Articles</b>	<b>13</b>
<b>Characterization Information</b>	<b>14</b>
<b>Mechanical Data</b>	<b>15</b>



# Contents

	Page
Alphanumeric Index .....	1-3
Glossary .....	1-5
Explanation of Function Tables .....	1-8
D Flip-Flop and Latch Signal Conventions .....	1-10
Thermal Information .....	1-11
Functional Index .....	1-13

DEVICE	PAGE	DEVICE	PAGE
<b>Advanced BICMOS Technology (ABT)</b>			
SN54ABT125	SN74ABT125	SN54ABT125	2-3
SN54ABT126	SN74ABT126	SN54ABT126	2-9
SN54ABT240	SN74ABT240	SN54ABT240	2-15
SN54ABT241	SN74ABT241	SN54ABT241	2-21
SN54ABT244	SN74ABT244	SN54ABT244	2-27
SN54ABT245	SN74ABT245A	SN54ABT245	2-33
SN54ABT273	SN74ABT273	SN54ABT273	2-39
SN54ABT373	SN74ABT373	SN54ABT373	2-45
SN54ABT374	SN74ABT374	SN54ABT374	2-51
SN54ABT377	SN74ABT377	SN54ABT377	2-57
SN54ABT533	SN74ABT533	SN54ABT533	2-63
SN54ABT534	SN74ABT534	SN54ABT534	2-69
SN54ABT540	SN74ABT540	SN54ABT540	2-75
SN54ABT541	SN74ABT541	SN54ABT541	2-81
SN54ABT543	SN74ABT543	SN54ABT543	2-87
SN54ABT573	SN74ABT573	SN54ABT573	2-93
SN54ABT574	SN74ABT574	SN54ABT574	2-99
SN54ABT620	SN74ABT620	SN54ABT620	2-105
SN54ABT623A	SN74ABT623	SN54ABT623	2-111
SN54ABT640	SN74ABT640	SN54ABT640	2-117
SN54ABT646	SN74ABT646	SN54ABT646	2-123
SN54ABT646A	SN74ABT646A	SN54ABT646A	2-131
SN54ABT651	SN74ABT651	SN54ABT651	2-139
SN54ABT652	SN74ABT652	SN54ABT652	2-147
SN54ABT652A	SN74ABT652A	SN54ABT652A	2-157
SN54ABT657	SN74ABT657	SN54ABT657	2-167
SN54ABT821	SN74ABT821	SN54ABT821	2-175
SN54ABT823	SN74ABT823	SN54ABT823	2-181
SN54ABT827	SN74ABT827	SN54ABT827	2-187
SN54ABT833	SN74ABT833	SN54ABT833	2-193
SN54ABT841	SN74ABT841	SN54ABT841	2-201
SN54ABT843	SN74ABT843	SN54ABT843	2-207
SN54ABT853	SN74ABT853	SN54ABT853	2-215
SN54ABT863	SN74ABT863	SN54ABT863	2-221
SN54ABT2240	SN74ABT2240	SN54ABT2240	6-3
SN54ABT2241	SN74ABT2241	SN54ABT2241	6-9
SN54ABT2244	SN74ABT2244	SN54ABT2244	6-15
SN54ABT2245	SN74ABT2245	SN54ABT2245	6-21
SN54ABT2952A	SN74ABT2952A	SN54ABT2952A	2-227
SN54ABT5400	SN74ABT5400	SN54ABT5400	6-27
SN54ABT5401	SN74ABT5401	SN54ABT5401	6-33
SN54ABT5402	SN74ABT5402	SN54ABT5402	6-39
SN54ABT5403	SN74ABT5403	SN54ABT5403	6-45
SN54ABT16240	SN74ABT16240	SN54ABT16240	3-3
SN54ABT16241	SN74ABT16241	SN54ABT16241	3-9
SN54ABT16244	SN74ABT16244A	SN54ABT16244	3-15
SN54ABT16245	SN74ABT16245A	SN54ABT16245	3-21
SN54ABT16260	SN74ABT16260	SN54ABT16260	3-27
SN54ABT16373A	SN74ABT16373A	SN54ABT16373A	3-35
SN54ABT16374A	SN74ABT16374A	SN54ABT16374A	3-41
SN54ABT16460	SN74ABT16460	SN54ABT16460	3-47
SN54ABT16470	SN74ABT16470	SN54ABT16470	3-57
SN54ABT16500B	SN74ABT16500B	SN54ABT16500B	3-65
SN54ABT16501	SN74ABT16501	SN54ABT16501	3-73
SN54ABT16540	SN74ABT16540	SN54ABT16540	3-79
SN54ABT16541	SN74ABT16541	SN54ABT16541	3-85
SN54ABT16543	SN74ABT16543	SN54ABT16543	3-91
SN54ABT16600	SN74ABT16600	SN54ABT16600	3-99
SN54ABT16601	SN74ABT16601	SN54ABT16601	3-105
SN54ABT16623	SN74ABT16623	SN54ABT16623	3-111
SN54ABT16640	SN74ABT16640	SN54ABT16640	3-117
SN54ABT16646	SN74ABT16646	SN54ABT16646	3-123
SN54ABT16652	SN74ABT16652	SN54ABT16652	3-133
SN54ABT16657	SN74ABT16657	SN54ABT16657	3-143
SN54ABT16821	SN74ABT16821	SN54ABT16821	3-151
SN54ABT16823	SN74ABT16823	SN54ABT16823	3-157
SN54ABT16825	SN74ABT16825	SN54ABT16825	3-165
SN54ABT16827	SN74ABT16827	SN54ABT16827	3-171
SN54ABT16833	SN74ABT16833	SN54ABT16833	3-177
SN54ABT16841	SN74ABT16841	SN54ABT16841	3-187
SN54ABT16843	SN74ABT16843	SN54ABT16843	3-193
SN54ABT16853	SN74ABT16853	SN54ABT16853	3-201
SN54ABT16863	SN74ABT16863	SN54ABT16863	3-209
SN54ABT16952	SN74ABT16952	SN54ABT16952	3-215
SN54ABT25245	SN74ABT25245	SN54ABT25245	2-235
SN54ABT32245	SN74ABT32245	SN54ABT32245	5-3
SN54ABT32316	SN74ABT32316	SN54ABT32316	5-11
SN54ABT32318	SN74ABT32318	SN54ABT32318	5-19
SN54ABT32501	SN74ABT32501	SN54ABT32501	5-27
SN54ABT32543	SN74ABT32543	SN54ABT32543	5-35
SN54ABT162244	SN74ABT162244	SN54ABT162244	6-51
SN54ABT162245	SN74ABT162245	SN54ABT162245	6-57
SN54ABT162260	SN74ABT162260	SN54ABT162260	6-63
SN54ABT162460	SN74ABT162460	SN54ABT162460	6-71
SN54ABT162500	SN74ABT162500	SN54ABT162500	6-81
SN54ABT162501	SN74ABT162501	SN54ABT162501	6-89
SN54ABT162601	SN74ABT162601	SN54ABT162601	6-97
SN54ABT162823	SN74ABT162823	SN54ABT162823	6-105
SN54ABT162825	SN74ABT162825	SN54ABT162825	6-113
SN54ABT162827	SN74ABT162827	SN54ABT162827	6-119
<b>Enhanced Transceiver Logic (ABTE/ETL)</b>			
SN54ABTE16245	SN74ABTE16245	SN54ABTE16245	4-3
SN54ABTE16246	SN74ABTE16246	SN54ABTE16246	4-11
<b>Futurebus+/Bus Transceiver Logic (FB+/BTL)</b>			
SN54FB1650	SN74FB1650	SN54FB1650	7-3
SN54FB1651	SN74FB1651	SN54FB1651	7-11
SN54FB2031	SN74FB2031	SN54FB2031	7-19
SN54FB2032	SN74FB2032	SN54FB2032	7-27
SN54FB2033	SN74FB2033A	SN54FB2033	7-35
SN54FB2040	SN74FB2040	SN54FB2040	7-47
SN54FB2041	SN74FB2041	SN54FB2041	7-53

# ALPHANUMERIC INDEX

DEVICE	PAGE
<b>Gunning Transceiver Logic (GTL)</b>	
SN54GTL16612 SN74GTL16612 .....	12-3
SN54GTL16616 SN74GTL16616 .....	12-9
SN54GTL16921 SN74GTL16921 .....	12-17
<b>Low-Voltage Technology (LVT)</b>	
SN54LVT125 SN74LVT125 .....	9-3
SN54LVT240 SN74LVT240 .....	9-9
SN54LVT241 SN74LVT241 .....	9-21
SN54LVT244 SN74LVT244A .....	9-27
SN54LVT245 SN74LVT245 .....	9-39
SN54LVT273 SN74LVT273 .....	9-51
SN54LVT543 SN74LVT543 .....	9-57
SN54LVT573 SN74LVT573 .....	9-65
SN54LVT574 SN74LVT574 .....	9-71
SN54LVT639 SN74LVT639 .....	9-77
SN54LVT646 SN74LVT646 .....	9-83
SN54LVT652 SN74LVT652 .....	9-93
SN54LVT760 SN74LVT760 .....	9-103
SN54LVT2952 SN74LVT2952 .....	9-107

DEVICE	PAGE
SN54LVT16244A SN74LVT16244A .....	10-3
SN54LVT16245A SN74LVT16245A .....	10-9
SN54LVT16373 SN74LVT16373 .....	10-15
SN54LVT16374 SN74LVT16374 .....	10-21
SN54LVT16500 SN74LVT16500 .....	10-27
SN54LVT16501 SN74LVT16501 .....	10-35
SN54LVT16543 SN74LVT16543 .....	10-43
SN54LVT16600 SN74LVT16600 .....	10-51
SN54LVT16601 SN74LVT16601 .....	10-57
SN54LVT16646 SN74LVT16646 .....	10-63
SN54LVT16652 SN74LVT16652 .....	10-73
SN54LVT16835 SN74LVT16835 .....	10-81
SN54LVT16952 SN74LVT16952 .....	10-87
SN54LVT162244 SN74LVT162244 .....	11-3
SN54LVT162245 SN74LVT162245 .....	11-9
SN54LVT162373 SN74LVT162373 .....	11-13
SN54LVT162374 SN74LVT162374 .....	11-17
SN54LVTZ240 SN74LVTZ240 .....	9-15
SN54LVTZ244 SN74LVTZ244 .....	9-33
SN54LVTZ245 SN74LVTZ245 .....	9-45



---

## INTRODUCTION

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

### operating conditions and characteristics (in sequence by letter symbols)

<b>C<sub>i</sub></b>	<b>Input capacitance</b> The internal capacitance at an input of the device
<b>C<sub>o</sub></b>	<b>Output capacitance</b> The internal capacitance at an output of the device
<b>C<sub>pd</sub></b>	<b>Power dissipation capacitance</b> Used to determine the no-load dynamic power dissipation per logic function (see individual circuit pages): $P_D = C_{pd} V_{CC}^2 f + I_{CC} V_{CC}$ .
<b>f<sub>max</sub></b>	<b>Maximum clock frequency</b> The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification.
<b>I<sub>CC</sub></b>	<b>Supply current</b> The current into* the V <sub>CC</sub> supply terminal of an integrated circuit
<b>ΔI<sub>CC</sub></b>	<b>Supply current change</b> The increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V <sub>CC</sub> .
<b>I<sub>CEX</sub></b>	<b>Output high leakage current</b> The maximum leakage current into the collector of the pulldown output transistor when the output is high and the output forcing condition V <sub>O</sub> = 5.5 V.
<b>I<sub>I(hold)</sub></b>	<b>Input hold current</b> Input current that holds the input at the previous state when the driving device goes to a high-impedance state.
<b>I<sub>IH</sub></b>	<b>High-level input current</b> The current into* an input when a high-level voltage is applied to that input.
<b>I<sub>IL</sub></b>	<b>Low-level input current</b> The current into* an input when a low-level voltage is applied to that input.
<b>I<sub>off</sub></b>	<b>Input/output power-off leakage current</b> The maximum leakage current into/out of the input/output transistors when forcing the input/output to 4.5 V and V <sub>CC</sub> = 0 V
<b>I<sub>OH</sub></b>	<b>High-level output current</b> The current into* an output with input conditions applied that, according to the product specification, will establish a high level at the output.
<b>I<sub>OL</sub></b>	<b>Low-level output current</b> The current into* an output with input conditions applied that, according to the product specification, will establish a low level at the output.

\*Current out of a terminal is given as a negative value.

# GLOSSARY

## SYMBOLS, TERMS, AND DEFINITIONS

---

- I<sub>OZPU/PD</sub>** **Off-state (high-impedance-state) output current (of a 3-state output)**  
The current flowing into\* an output having 3-state capability with input conditions established that, according to the product specification, will establish the high-impedance state at the output.
- t<sub>a</sub>** **Access time**  
The time interval between the application of a specified input pulse and the availability of valid signals at an output
- t<sub>c</sub>** **Clock cycle time**  
Clock cycle time is  $1/f_{\text{max}}$ .
- t<sub>dis</sub>** **Disable time (of a 3-state or open-collector output)**  
The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from either of the defined active levels (high or low) to a high-impedance (off) state.  
NOTE: For 3-state outputs,  $t_{\text{dis}} = t_{\text{PHZ}}$  or  $t_{\text{PLZ}}$ . Open-collector outputs will change only if they are low at the time of disabling, so  $t_{\text{dis}} = t_{\text{PLH}}$ .
- t<sub>en</sub>** **Enable time (of a 3-state or open-collector output)**  
The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from a high-impedance (off) state to either of the defined active levels (high or low).  
NOTE: In the case of memories, this is the access time from an enable input (e.g.,  $\overline{\text{OE}}$ ). For 3-state outputs,  $t_{\text{en}} = t_{\text{PZH}}$  or  $t_{\text{PZL}}$ . Open-collector outputs will change only if they are responding to data that would cause the output to go low, so  $t_{\text{en}} = t_{\text{PHL}}$ .
- t<sub>h</sub>** **Hold time**  
The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.  
NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is to be expected.  
2. The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is to be expected.
- t<sub>pd</sub>** **Propagation delay time**  
The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level ( $t_{\text{pd}} = t_{\text{PHL}}$  or  $t_{\text{PLH}}$ )
- t<sub>PHL</sub>** **Propagation delay time, high-to-low level output**  
The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level
- t<sub>PHZ</sub>** **Disable time (of a 3-state output) from high level**  
The time interval between the specified reference points on the input and the output voltage waveforms with the 3-state output changing from the defined high level to the high-impedance (off) state
- t<sub>PLH</sub>** **Propagation delay time, low-to-high level output**  
The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level

---

\*Current out of a terminal is given as a negative value.

---



<b>t<sub>PLZ</sub></b>	<b>Disable time (of a 3-state output) from low level</b> The time interval between the specified reference points on the input and the output voltage waveforms with the 3-state output changing from the defined low level to the high-impedance (off) state
<b>t<sub>PZH</sub></b>	<b>Enable time (of a 3-state output) to high level</b> The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from the high-impedance (off) state to the defined high level
<b>t<sub>PZL</sub></b>	<b>Enable time (of a 3-state output) to low level</b> The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from the high-impedance (off) state to the defined low level
<b>t<sub>su</sub></b>	<b>Setup time</b> The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal. NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed. 2. The setup time may have a negative value, in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.
<b>t<sub>w</sub></b>	<b>Pulse duration (width)</b> The time interval between specified reference points on the leading and trailing edges of the pulse waveform
<b>V<sub>IH</sub></b>	<b>High-level input voltage</b> An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables. NOTE: A minimum is specified that is the least-positive value of high-level input voltage for which operation of the logic element within specification limits is to be expected.
<b>V<sub>IL</sub></b>	<b>Low-level input voltage</b> An input voltage within the less positive (more negative) of the two ranges of values used to represent the binary variables. NOTE: A maximum is specified that is the most-positive value of low-level input voltage for which operation of the logic element within specification limits is to be expected.
<b>V<sub>OH</sub></b>	<b>High-level output voltage</b> The voltage at an output terminal with input conditions applied that, according to product specification, will establish a high level at the output.
<b>V<sub>OL</sub></b>	<b>Low-level output voltage</b> The voltage at an output terminal with input conditions applied that, according to product specification, will establish a low level at the output.
<b>V<sub>IT+</sub></b>	<b>Positive-going input threshold level</b> The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, V <sub>IT-</sub> .
<b>V<sub>IT-</sub></b>	<b>Negative-going input threshold level</b> The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, V <sub>IT+</sub> .

---



## EXPLANATION OF FUNCTION TABLES

---

The following symbols are used in function tables on TI data sheets:

H	=	high level (steady state)
L	=	low level (steady state)
↑	=	transition from low to high level
↓	=	transition from high to low level
→	=	value/level or resulting value/level is routed to indicated destination
↶	=	value/level is re-entered
X	=	irrelevant (any input, including transitions)
Z	=	off (high-impedance) state of a 3-state output
a . . . h	=	the level of steady-state inputs A through H respectively
$Q_0$	=	level of Q before the indicated steady-state input conditions were established
$\overline{Q}_0$	=	complement of $Q_0$ or level of $\overline{Q}$ before the indicated steady-state input conditions were established
$Q_n$	=	level of Q before the most recent active transition indicated by ↓ or ↑
	=	one high-level pulse
	=	one low-level pulse
Toggle	=	each output changes to the complement of its previous level on each active transition indicated by ↓ or ↑

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains H, L, and/or X together with ↑ and/or ↓, this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L,  $Q_0$ , or  $\overline{Q}_0$ ), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse,  or , the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)

## EXPLANATION OF FUNCTION TABLES

Among the most complex function tables are those of the shift registers. These embody most of the symbols used in any of the function tables, plus more. Below is the function table of a 4-bit bidirectional universal shift register, e.g., type SN74194.

**FUNCTION TABLE**

				INPUTS				OUTPUTS					
CLEAR	MODE		CLOCK	SERIAL		PARALLEL				Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
	S <sub>1</sub>	S <sub>0</sub>		LEFT	RIGHT	A	B	C	D				
L	X	X	X	X	X	X	X	X	X	L	L	L	L
H	X	X	L	X	X	X	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>
H	H	H	↑	X	X	a	b	c	d	a	b	c	d
H	L	H	↑	X	H	H	H	H	H	H	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
H	L	H	↑	X	L	L	L	L	L	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
H	H	L	↑	H	X	X	X	X	X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	H
H	H	L	↑	L	X	X	X	X	X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	L
H	L	L	X	X	X	X	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>

The first line of the table represents a synchronous clearing of the register and says that if clear is low, all four outputs will be reset low regardless of the other inputs. In the following lines, clear is inactive (high) and so has no effect.

The second line shows that as long as the clock input remains low (while clear is high), no other input has any effect and the outputs maintain the levels they assumed before the steady-state combination of clear high and clock low was established. Since on other lines of the table only the rising transition of the clock is shown to be active, the second line implicitly shows that no further change in the outputs will occur while the clock remains high or on the high-to-low transition of the clock.

The third line of the table represents synchronous parallel loading of the register and says that if S<sub>1</sub> and S<sub>0</sub> are both high then, without regard to the serial input, the data entered at A will be at output Q<sub>A</sub>, data entered at B will be at Q<sub>B</sub>, and so forth, following a low-to-high clock transition.

The fourth and fifth lines represent the loading of high- and low-level data, respectively, from the shift-right serial input and the shifting of previously entered data one bit; data previously at Q<sub>A</sub> is now at Q<sub>B</sub>, the previous levels of Q<sub>B</sub> and Q<sub>C</sub> are now at Q<sub>C</sub> and Q<sub>D</sub>, respectively, and the data previously at Q<sub>D</sub> is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S<sub>1</sub> is low and S<sub>0</sub> is high and the levels at inputs A through D have no effect.

The sixth and seventh lines represent the loading of high- and low-level data, respectively, from the shift-left serial input and the shifting of previously entered data one bit; data previously at Q<sub>B</sub> is now at Q<sub>A</sub>, the previous levels of Q<sub>C</sub> and Q<sub>D</sub> are now at Q<sub>B</sub> and Q<sub>C</sub>, respectively, and the data previously at Q<sub>A</sub> is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S<sub>1</sub> is high and S<sub>0</sub> is low and the levels at inputs A through D have no effect.

The last line shows that as long as both inputs are low, no other input has any effect and, as in the second line, the outputs maintain the levels they assumed before the steady-state combination of clear high and both mode inputs low was established.

The function table functional tests do not reflect all possible combinations or sequential modes.




## D FLIP-FLOP AND LATCH SIGNAL CONVENTIONS

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop or latch and to draw its logic symbol based on the assumption of true data (D) inputs. Outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called  $\bar{Q}$ . An input that causes a Q output to go high or a  $\bar{Q}$  output to go low is called preset (PRE). An input that causes a  $\bar{Q}$  output to go high or a Q output to go low is called clear (CLR). Bars are used over these pin names (PRE and CLR) if they are active low.

The devices on several data sheets are second-source designs, and the pin name conventions used by the original manufacturers have been retained. That makes it necessary to designate the inputs and outputs of the inverting circuits  $\bar{D}$  and  $\bar{Q}$ .

In some applications, it may be advantageous to redesignate the data input from D to  $\bar{D}$  or vice versa. In that case, all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbols. Arbitrary pin numbers are shown.



The figures show that when Q and  $\bar{Q}$  exchange names, the preset and clear pins also exchange names. The polarity indicators ( $\triangle$ ) on  $\overline{PRE}$  and  $\overline{CLR}$  remain, as these inputs are still active low, but the presence or absence of the polarity indicator changes at D (or  $\bar{D}$ ), Q, and  $\bar{Q}$ . Pin 5 (Q or  $\bar{Q}$ ) is still in phase with the data input (D or  $\bar{D}$ ); their active levels change together.

In digital system design, consideration must be given to thermal management of components. The small size of the small-outline package makes this even more critical. Figure 1 shows the thermal resistance of these packages for various rates of air flow. Figures 2, 3, 4, and 5 are derating curves for the DB package.

The thermal resistances in Figure 1 can be used to approximate typical and maximum virtual junction temperatures for the ABT family. In general, the junction temperature for any device can be calculated using the following equation.

$$T_J = R_{\theta JA} \times P_T + T_A$$

where:

- $T_J$  = virtual junction temperature
- $R_{\theta JA}$  = thermal resistance, junction to free air
- $P_T$  = total power dissipation of the device (see Section 13, package thermal considerations)
- $T_A$  = free-air temperature




Figure 1

# THERMAL INFORMATION

## DERATING CURVES FOR 210-MIL SHRINK SMALL-OUTLINE PACKAGE (DB)




Figure 2




Figure 3




Figure 4




Figure 5

The following tables outline the logic functions Texas Instruments offers in a variety of technologies. The tables are organized by function type and list all available or planned options of that function. The technology columns identify the appropriate family and a particular data book where more information can be found. The applicable literature number, composed of either seven or eight alphanumeric characters, can be found at the lower right-hand corner on the back cover of each publication.

List of additional Advanced System Logic data books:

AC and ACT Devices	Advanced CMOS Logic Data Book	SCAD001C
Advanced Logic Devices	Advanced Logic and Bus-Interface Data Book	SCYD001
ALS and AS Devices†	ALS/AS Logic Data Book	SDAD001B
ATM and SONET Devices†	ATM and SONET Product Information	SDNS023
BCT Devices	BCT BiCMOS Bus-Interface Logic Data Book	SCBD001B
CDC Devices	Clock-Distribution Circuits Data Book	SCAD004
F Devices	F Logic (SN54/74F) Data Book	SDFD001B
FIFO Devices	High-Performance FIFO Memories Data Book	SCAD003B
HC and HCT Devices	High-Speed CMOS Logic Data Book	SCLD001C
LV, LVC, LVT, LVTZ, ALVC, CBT, and GTL Devices	Low-Voltage Logic Data Book	SCBD003A
JTAG Devices	Boundary-Scan Logic Data Book	SCTD002
SPICE I/O Models	Advanced Bus Interface SPICE I/O Models	SCBD004
Std TTL, LS, and S Devices	TTL Logic Data Book	SDLD001A

† Updated data book planned for this technology.

## Contents

	<i>Page</i>
<b>GATES</b> .....	<b>1-15</b>
Positive-NAND Gates .....	1-15
Positive-AND Gates .....	1-15
Positive-OR/NOR Gates .....	1-16
OR/NOR Gates .....	1-16
<b>INVERTING/NONINVERTING BUFFERS</b> .....	<b>1-16</b>
Hex Inverters/Noninverters .....	1-16
<b>BUFFERS/DRIVERS AND BUS TRANSCEIVERS</b> .....	<b>1-17</b>
Buffers/Drivers .....	1-17
Universal Bus Transceivers (UBT™)/Universal Bus Exchangers (UBE™) ..	1-18
Bus Transceivers .....	1-19
MOS Memory Drivers/Transceivers .....	1-22

## Contents (Continued)

	<i>Page</i>
<b>TESTABILITY BUS-INTERFACE CIRCUITS</b> .....	<b>1-23</b>
IEEE 1149.1 (JTAG) Boundary-Scan Logic .....	1-23
<b>FLIP-FLOPS AND LATCHES</b> .....	<b>1-24</b>
Flip-Flops .....	1-24
Latches .....	1-25
<b>REGISTERS</b> .....	<b>1-26</b>
Shift Registers .....	1-26
Register Files .....	1-26
<b>COUNTERS</b> .....	<b>1-27</b>
Synchronous Counters – Positive Edge Triggered .....	1-27
Asynchronous Counters (Ripple Clock) – Negative Edge Triggered .....	1-27
8-Bit Binary Counters With Registers .....	1-27
<b>DECODERS, ENCODERS, DATA SELECTORS/MULTIPLEXERS</b> .....	<b>1-28</b>
Encoders/Data Selectors/Multiplexers .....	1-28
Decoders/Demultiplexers .....	1-28
<b>COMPARATORS AND PARITY GENERATORS/CHECKERS</b> .....	<b>1-29</b>
Comparators .....	1-29
Address Comparators .....	1-29
Parity Generators/Checkers .....	1-29
<b>BUS SWITCHES AND 5-V/3-V VOLTAGE TRANSLATORS</b> .....	<b>1-30</b>
Crossbar Technology (CBT) .....	1-30
<b>ARITHMETIC CIRCUITS</b> .....	<b>1-30</b>
Parallel Binary Adders .....	1-30
Accumulators, Arithmetic Logic Units, Look-Ahead Carry Generators .....	1-30
<b>FIFO MEMORIES</b> .....	<b>1-31</b>
First-In, First-Out Memories (FIFOs) .....	1-31
<b>CLOCK-DISTRIBUTION CIRCUITS</b> .....	<b>1-33</b>
Clock-Distribution Circuits (CDC) .....	1-33
<b>ECL TRANSLATORS</b> .....	<b>1-33</b>
ECL-to-TTL or TTL-to-ECL Translators .....	1-33

GATES

Positive-NAND Gates

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY										
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LV	LVC
8 Input		'30	✓	✓	✓								
13 Input		'133	✓										
Dual 4 Input		'20	✓	✓	✓	✓							
Triple 3 Input		'10	✓	✓	✓	✓							+
Quad 2 Input		'00	✓	✓	✓	✓	✓					✓	+
		'11000							✓	✓			
		'37	✓										
	OC	'38	✓		✓								
		'132				✓							
		'1000		✓									
Hex 2 Input		'804	✓	✓									
Quad 2 Input	OC	'03	✓			✓							

Positive-AND Gates

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY										
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LV	LVC
Quad 2 Input	OC	'09	✓										
		'7001				✓							
Dual 4 Input		'21	✓	✓	✓	✓							
Triple 3 Input		'11	✓	✓	✓	✓							
Quad 2 Input		'08	✓	✓	✓	✓	✓					✓	+
		'1008		✓									
		'11008							✓	✓			
Hex 2 Input		'808		✓									

✓ Product available in technology indicated  
 + New product planned in technology indicated

# FUNCTIONAL INDEX

## GATES

### Positive-OR/NOR Gates

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY											
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LV	LVC	
Quad 2 Input		'32	✓	✓	✓	✓	✓						✓	+
		'1032		✓										
		'11032							✓	✓				
		'7032				✓								
Hex 2 Input		'832	✓	✓										
Dual 5 Input		'260			✓									
Triple 3 Input		'27	✓	✓	✓	✓								
Quad 2 Input		'02	✓	✓	✓	✓	✓						✓	+
	OC	'33	✓											
		'7002				✓								
		'11002								✓				
Hex 2 Input		'805	✓	✓										

### OR/NOR Gates

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY											
			ALS	AS	F	HC	HCT	AC	BCT	ABT	LV	LVC		
Quad 2-Input Exclusive-OR Gates With Totem-Pole Outputs		'86	✓	✓	✓	✓								+
		'11086							✓					
Quad 2-Input Exclusive-NOR Gates	OD	'266					✓							

## INVERTING/NONINVERTING BUFFERS

### Hex Inverters/Noninverters

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY											
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LV	LVC	
Hex Inverters		'04	✓	✓	✓	✓	✓						✓	+
		'U04				✓							✓	+
		'11004							✓	✓				
	OC	'05	✓			✓								
		'14				✓							✓	+
		'1004	✓	✓										
		'1005	✓											
Hex Noninverters	OC	'35	✓											
		'1034	✓	✓										
	OC	'1035	✓											

✓ Product available in technology indicated

+ New product planned in technology indicated



**BUFFERS/DRIVERS AND BUS TRANSCEIVERS**

**Buffers/Drivers**

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY															
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LVT	LV	LVC	ALVC			
Quad Buffers/Drivers	3S	'125			✓	✓	✓				✓	✓	✓			+		
		'126			✓	✓						✓						
Noninverting Hex Buffers/Drivers	3S	'365				✓												
		'367				✓												
Inverting Hex Buffers/Drivers	3S	'368				✓												
Noninverting Octal Buffers/Drivers	3S	'241	✓	✓	✓	✓					✓	✓	+					
		'244	✓	✓	✓	✓	✓				✓	✓	✓	✓	✓			
		'11244						✓	✓									
		'1244	✓															
		'25244									✓							
	'541	✓		✓	✓	✓				✓	✓					+		
	OC	'757		✓														
		'760	✓	✓						✓		+						
Inverting Octal Buffers/Drivers	3S	'240	✓	✓	✓	✓	✓				✓	✓	✓	✓	+			
		'11240						✓	✓									
		'540	✓			✓	✓				✓	✓				+		
	OC	'756		✓							✓							
Inverting and Noninverting Octal Buffers/Drivers	3S	'230		✓														
Octal Buffers/Drivers With Input Pullup Resistors		'746	✓															
Noninverting 10-Bit Buffers/Drivers	3S	'827										✓					✓	
		'29827	✓								✓							
Inverting 10-Bit Buffers/Drivers	3S	'828															+	
		'29828	✓								✓							
Noninverting 16-Bit Buffers/Drivers	3S	'16241								✓		✓					+	
		'16244						✓	✓		✓	✓				+	✓	
		'16541								✓		✓				+	+	
Inverting 16-Bit Buffers/Drivers	3S	'16240								✓		✓				+		
		'16540								✓		✓				+	+	
Noninverting 18-Bit Buffers/Drivers	3S	'16825										✓					+	
		'16835											+					
Noninverting 20-Bit Buffers/Drivers	3S	'16827								✓		✓					+	
Inverting 20-Bit Buffers/Drivers	3S	'16828															+	

✓ Product available in technology indicated

+ New product planned in technology indicated



# FUNCTIONAL INDEX

## BUFFERS/DRIVERS AND BUS TRANSCEIVERS

### Universal Bus Transceivers (UBT™)/Universal Bus Exchangers (UBE™)

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY						
			ABT	BCT	LVT	LV	LVC	ALVC	GTL
Noninverting 9-Bit 4-Port UBE™	3S	'16409						+	
Noninverting 17-Bit UBT™ With Buffered Clock Outputs and Output Edge Control (OEC™)	OD	'16616							✓
Noninverting 18-Bit UBT™	3S	'16500	✓		✓			+	
		'16501	✓		✓			+	
		'16600	✓		+			+	
		'16601	✓		+			+	
Noninverting 18-Bit UBT™ With Output Edge Control (OEC™)	OD	'16612							✓
Noninverting 36-Bit UBT™	3S	'32501	✓						
Noninverting 16-Bit Tri-Port UBE™	3S	'32316	✓						
Noninverting 18-Bit Tri-Port UBE™	3S	'32318	✓						
18-Bit UBT™ With Series Resistors on B Port	3S	'162500	✓						
		'162501	✓						
		'162601	✓					+	
Noninverting 18-Bit UBT™ With Parity Generators /Checkers	3S	'16901						+	
SCOPE™ 18-Bit UBT™	3S	'18502	✓		+				
SCOPE™ 20-Bit UBT™	3S	'18504	✓		+				

✓ Product available in technology indicated

+ New product planned in technology indicated



**BUFFERS/DRIVERS AND BUS TRANSCEIVERS**

**Bus Transceivers**

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY															
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LVT	LV	LVC	ALVC	FB		
Noninverting Quad Transceivers	3S	'243	✓		✓													
Inverting Quad Transceivers	3S	'242			✓													
Noninverting Octal Transceivers	3S	'245	✓	✓	✓	✓	✓				✓	✓	✓	✓	✓			
		'1245	✓															
		'11245						✓	✓									
		'25245									✓	✓						
		'645	✓	✓		✓	✓											
	OC	'621	✓															
		'641	✓	✓														
	OC/3S	'639	✓	✓										+				
Inverting Octal Transceivers	3S	'620	✓									✓						
		'623	✓	✓	✓	✓	✓				✓	✓						
		'640	✓	✓		✓					✓	✓						
		'1640	✓															
	OC	'642	✓															
OC/3S	'638	✓																
Noninverting 9-Bit Transceivers	3S	'863										✓				✓		
		'29863	✓									✓						
Noninverting 10-Bit Transceivers	3S	'861														+		
Noninverting 16-Bit Transceivers	3S	'16245							✓	✓		✓	✓			+	✓	
		'16623								✓		✓						
Noninverting 16-Bit Transceivers, 3.3-V-to-5-V Level Shifter	3S	'164245															+	
Inverting 16-Bit Transceivers	3S	'16640							✓	✓		✓						
		'16620							✓	✓								
Noninverting 18-Bit Transceivers	3S	'16863										✓						
Inverting 18-Bit Transceivers	3S	'16864								✓								
Noninverting 20-Bit Transceivers	3S	'16861								✓								

✓ Product available in technology indicated  
 + New product planned in technology indicated

# FUNCTIONAL INDEX

## BUFFERS/DRIVERS AND BUS TRANSCEIVERS

### Bus Transceivers (Continued)

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY														
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LVT	LV	LVC	ALVC	FB	
Noninverting Octal Registered Transceivers	3S	'543			✓						✓	✓	✓		+		
		'11543								✓							
		'646	✓	✓		✓	✓				✓	✓	✓			+	
		'652	✓	✓		✓	✓				✓	✓	✓			+	
		'11652							✓	✓							
		'2952									✓	✓	✓			+	
	OC/3S	'653	✓														
	'654	✓															
Inverting Octal Registered Transceivers	3S	'11544								✓							
		'648	✓	✓													
		'651	✓	✓							✓	✓					
		'2953									✓						
Noninverting 16-Bit Registered Transceivers	3S	'16470								✓		✓					
		'16543								✓		✓			+	+	
		'16646								✓		✓	✓			+	+
		'16652								✓		✓	+			+	+
		'16952										✓	✓			+	+
Inverting 16-Bit Registered Transceivers	3S	'16544								✓							
		'16648								✓							
		'16651								✓							
Noninverting 18-Bit Registered Transceivers	3S	'16474								✓							
		'16500									✓	✓				+	
		'16501									✓	✓				+	
		'16600									✓	+				+	
		'16601									✓	+				+	
Noninverting 36-Bit Transceivers	3S	'32245									✓						
Noninverting 36-Bit Registered Transceivers	3S	'32501										✓					
		'32543										✓					
8-/9-Bit Bus Transceivers With Parity Checkers/Generators	3S	'657			✓							+					
		'11657								✓							
		'833										+					
		'853										+					
	3S/OC	'29833	✓									✓					
		'29834										✓					
		'29853										✓					
		'29854	✓									✓					

✓ Product available in technology indicated

+ New product planned in technology indicated



**BUFFERS/DRIVERS AND BUS TRANSCEIVERS**

**Bus Transceivers (Continued)**

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY														
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LVT	LV	LVC	ALVC	FB	
Dual 8-/9-Bit Bus Transceivers With Parity Checkers/Generators	3S	'16833										✓					
		'16657								✓		✓					
		'16853										✓					
Noninverting 16-Bit Tri-Port Registered Bus Exchangers	3S	'32316										✓					
Noninverting 18-Bit Tri-Port Registered Bus Exchangers	3S	'32318										✓					
7-Bit TTL/BTL Transceivers	OC	'2041															✓
8-Bit TTL/BTL Transceivers	OC	'2040															✓
8-Bit TTL/BTL Registered Transceivers	OC	'2033															✓
9-Bit TTL/BTL Competition Transceivers	OC	'2032															+
9-Bit TTL/BTL Address/Data Transceivers	OC	'2031															+
17-Bit TTL/BTL Universal Storage Transceivers	OC	'1651															+
18-Bit TTL/BTL Universal Storage Transceivers	OC	'1650															+

✓ Product available in technology indicated  
 + New product planned in technology indicated

# FUNCTIONAL INDEX

## BUFFERS/DRIVERS AND BUS TRANSCEIVERS

### MOS Memory Drivers/Transceivers

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY										
			ALS	AS	F	AC	ACT	BCT	ABT	LVT	LVC	ALVC	
Octal Buffers/Drivers With Series Resistors on Output	3S	'2240	✓						✓	✓			
		'2241							✓	✓			
		'2244			✓				✓	✓			
		'2541	✓										
Octal Transceivers With Series Resistors on B Port	3S	'2245							✓	✓			
10-Bit Buffers/Drivers With Series Resistors	3S	'2827							✓				
		'2828							✓				
10-Bit Flip-Flops With Dual Outputs and Series Resistors	3S	'162820											+
11-Bit Buffers/Drivers With Series Resistors	3S	'5400								✓			
		'5401								✓			
12-Bit Buffers/Drivers With Series Resistors	3S	'5402								✓			
		'5403								✓			
16-Bit Buffers/Drivers With Series Resistors	3S	'162244								✓	✓		+
16-Bit Transceivers With Series Resistors	3S	'162245								✓	+		+
16-Bit D-Type Latches With Series Resistors	3S	'162373									+		+
16-Bit D-Type Flip-Flops With Series Resistors	3S	'162374									+		+
4-to-1 Multiplexed/Demultiplexed Registered Transceivers With Series Resistors	3S	'162460								✓			
18-Bit UBT™ With Series Resistors on B Port	3S	'162500								✓			
		'162501								✓			
		'162601								✓			+
18-Bit Bus-Interface Flip-Flops With Series Resistors	3S	'162823								+			
18-Bit Buffers/Drivers With Series Resistors	3S	'162825								+			
20-Bit Buffers/Drivers With Series Resistors	3S	'162827								+			
12-to-24 Multiplexed D-Type Latches With Series Resistors on B Port	3S	'162260								✓			

✓ Product available in technology indicated

+ New product planned in technology indicated



TESTABILITY BUS-INTERFACE CIRCUITS

IEEE 1149.1 (JTAG) Boundary-Scan Logic

DESCRIPTION	NO. OF BITS	OUTPUT	TYPE	TECHNOLOGY									
				F	HC	HCT	AC	ACT	BCT	ABT	LVT		
Buffers/Drivers	8	3S	'8240						✓				
			'8244						✓				
Transceivers	8	3S	'8245						✓	✓			
	18	3S	'18245							✓	+		
Transparent Latches	8	3S	'8373						✓				
Flip-Flops	8	3S	'8374						✓				
Registered Transceivers	8	3S	'8543								✓		
			'8646								✓		
			'8652									✓	
			'8952									✓	
	18	3S	'18502								✓	+	
			'18646								✓		
			'18652								✓	+	
20	3S	'18504							✓	+			
Test Bus Controllers		3S	'8990					✓					
Digital Bus Monitors		3S	'8994					✓					
Scan-Path Linkers	4	3S	'8997					✓					
With Identification Buses	8	3S	'8999					✓					

✓ Product available in technology indicated  
 + New product planned in technology indicated

# FUNCTIONAL INDEX

## FLIP-FLOPS AND LATCHES

### Flip-Flops

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY														
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LVT	LV	LVC	ALVC	GTL	
Dual J-K Edge Triggered		'109	✓	✓		✓											
		'112	✓		✓	✓										+	
Dual D-Type		'74	✓	✓	✓	✓	✓						✓		+		
		'11074							✓	✓							
Dual 4 Bit D-Type Edge Triggered	3S	'874	✓	✓													
		'876	✓	✓													
Quad D-Type		'175	✓	✓	✓	✓											
		'174	✓	✓	✓	✓							✓				
Hex D-Type		'378			✓												
		'374	✓	✓	✓	✓	✓				✓	✓		✓		+	
Octal D-Type True Data	3S	'11374							✓	✓							
		'574	✓	✓	✓	✓	✓				✓	✓	✓	✓		+	
		'273	✓			✓	✓					✓	✓	✓			
Octal D-Type True Data With Clear	3S	'575	✓	✓													
		'874	✓	✓													
		'377			✓	✓	✓					✓					
Octal D-Type Inverting	3S	'534	✓	✓													
		'564	✓														
		'576	✓	✓													
Octal Dual Ranked True Data	3S	'4374		✓													
Octal Inverting With Clear	3S	'577	✓														
Octal Inverting With Preset	3S	'876	✓	✓													
Octal True Data	3S	'825		✓													
		'11825								✓							
9 Bit True Data	3S	'823		✓												✓	
		'29823										✓					
10 Bit Noninverting	3S	'16820															+
10 Bit True Data	3S	'821		✓													+
		'29821	✓									✓					
16 Bit Noninverting	3S	'16374							✓	✓		✓	✓			+	+
18 Bit Noninverting	3S	'16823							✓	✓		✓					+

✓ Product available in technology indicated  
 + New product planned in technology indicated



FLIP-FLOPS AND LATCHES

Flip-Flops (Continued)

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY																
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LVT	LV	LVC	ALVC	GTL			
20 Bit Noninverting	3S	'16721															+		
		'16821								✓		✓						+	
20 Bit Noninverting With GTL I/O Levels	OD	'16921																	+

Latches

DESCRIPTION	NO. OF BITS	OUTPUT	TYPE	TECHNOLOGY																
				ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LVT	LV	LVC	ALVC				
D-Type Edge Triggered Inverting and Noninverting	8		'996	✓																
D-Type Transparent Readback Latch, True	8	3S	'990	✓																
	9	3S	'992	✓																
	10	3S	'994	✓																
D-Type Transparent With Clear, True Outputs	8	3S	'666	✓																
D-Type Transparent With Clear, Inverting Outputs	8	3S	'667	✓																
D-Type Transparent True	8	3S	'373	✓	✓	✓	✓	✓				✓	✓			✓		+		
			'11373						✓	✓										
			'573	✓	✓	✓	✓	✓				✓	✓	✓	✓				+	
	16	3S	'16373									✓		✓	✓			+	+	
D-Type Dual 4 Bit Transparent True	8	3S	'873	✓	✓															
D-Type Transparent Inverting	8	3S	'533	✓	✓								✓							
			'563	✓			✓													
			'580	✓	✓															
Addressable	8	2S	'259	✓			✓													

✓ Product available in technology indicated  
 + New product planned in technology indicated





# FUNCTIONAL INDEX

## FLIP-FLOPS AND LATCHES

### Latches (Continued)

DESCRIPTION	NO. OF BITS	OUTPUT	TYPE	TECHNOLOGY														
				ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LVT	LV	LVC	ALVC		
D-Type True Inputs	8	3S	'845	✓														
	9	3S	'843	✓									✓				+	
			'29843									✓						
	10	3S	'841	✓	✓									✓				+
			'29841	✓									✓					
	18	3S	'16843												+			+
20	3S	'16841										✓		✓			+	
D-Type Inverting Inputs	10	3S	'842	✓														

## REGISTERS

### Shift Registers

DESCRIPTION	NO. OF BITS	OUTPUT	TYPE	TECHNOLOGY										
				ALS	AS	F	HC	HCT	AC	ACT	BCT	LV		
Parallel In, Parallel Out, Bidirectional	4		'194		✓									
	8		'299	✓		✓								
			'323	✓										
Parallel In, Parallel Out	4		'195		✓									
Serial In, Parallel Out	8		'164	✓				✓					✓	
Parallel In, Serial Out	8		'165	✓				✓						
			'166	✓				✓						
			'594					✓						
Serial In, Parallel Out With Output Latches	8	3S	'595					✓						
Parallel Out	10		'11898									✓		
Noninverting	8	3S	'299	✓		✓								
	9	3S	'29823	✓									✓	

### Register Files

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY										
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT		
Dual 16 Word x 4 Bits	3S	'870	✓										

✓ Product available in technology indicated

+ New product planned in technology indicated



**COUNTERS**

**Synchronous Counters – Positive Edge Triggered**

DESCRIPTION	PARALLEL LOAD	TYPE	TECHNOLOGY							
			ALS	AS	F	HC	HCT	AC	ACT	BCT
4 Bit Decade Up/Down	Sync	'568	✓							
4 Bit Binary	Sync	'161	✓	✓	✓	✓				
		'163	✓	✓	✓	✓				
		'561	✓							
4 Bit Binary Up/Down	Sync	'169	✓	✓	✓					
		'569	✓							
	Async	'191	✓			✓				
		'193	✓			✓				
8 Bit Up/Down	Sync Clear	'869	✓	✓						
	Async Clear	'867	✓	✓						

**Asynchronous Counters (Ripple Clock) – Negative Edge Triggered**

DESCRIPTION	PARALLEL LOAD	TYPE	TECHNOLOGY							
			ALS	AS	F	HC	HCT	AC	ACT	BCT
Dual 4 Bit Binary	None	'393				✓				
12 Bit Binary	Sync	'4040				✓				
14 Bit Binary	Sync	'4020				✓				
		'4060				✓				

**8-Bit Binary Counters With Registers**

DESCRIPTION	PARALLEL LOAD	TYPE	TECHNOLOGY							
			ALS	AS	F	HC	HCT	AC	ACT	BCT
Parallel Register Outputs	3S	'590				✓				
Parallel Register Inputs	3S	'11593							✓	

✓ Product available in technology indicated  
 + New product planned in technology indicated

# FUNCTIONAL INDEX

## DECODERS, ENCODERS, DATA SELECTORS/MULTIPLEXERS

### Encoders/Data Selectors/Multiplexers

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY												
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LV	LVC	ALVC	
Quad 2-to-1		'157	✓	✓	✓	✓	✓							+	
		'158	✓	✓	✓	✓									
		'298		✓											
	3S	'257	✓	✓	✓	✓	✓							+	
		'11257								✓					
	'258	✓	✓	✓	✓										
Hex 2-to-1 Universal Multiplexers	3S	'857	✓												
Dual 4-to-1		'153	✓	✓	✓	✓									
		'352	✓												
	3S	'253	✓	✓	✓	✓									
		'353		✓											
4-to-1 Registered Transceivers	3S	'16460									✓			+	
Cascadable Octals		'148				✓									
8-to-1		'151	✓	✓	✓	✓									
		'11151								✓					
	3S	'251	✓		✓	✓									
16-to-1	3S	'250		✓											
12-to-24 Multiplexed D-Type Latches	3S	'16260									✓				+
12-to-24 Registered Bus Exchangers	3S	'16268													+
		'16269													+
		'16270													+
		'16271													+
12-to-24 Multiplexed Bus Exchangers	3S	'16272												+	

### Decoders/Demultiplexers

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY												
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT	LV	LVC		
Dual 2-to-4		'139	✓				✓	✓							+
		'11139							✓						
	OC	'156	✓												
Dual 2-to-4 for Battery Backed-Up Memories		'2414									✓				
3-to-8		'138	✓	✓	✓	✓	✓	✓					✓	+	
		'11138							✓						
3-to-8 With Address Registers		'137	✓	✓										+	
4-to-10 BCD-to-Decimal		'42					✓								

✓ Product available in technology indicated

+ New product planned in technology indicated



**COMPARATORS AND PARITY GENERATORS/CHECKERS**

**Comparators**

INPUT		DESCRIPTION						TYPE	TECHNOLOGY							
		P=Q	P=Q̄	P>Q	P>Q̄	P<Q	OUTPUT		ENABLE	ALS	AS	F	HC	HCT	AC	ACT
8 Bit With 20-kΩ Pullup	Yes	No	No	No	No	OC	Yes	'518	✓							
	No	Yes	No	No	No	2S	Yes	'520	✓							
	No	Yes	No	Yes	No	2S	No	'682				✓				
8 Bit Standard	No	Yes	No	No	No	2S	Yes	'521	✓		✓					
	No	Yes	No	Yes	No	2S	No	'684				✓				
	No	Yes	No	No	No	2S	Yes	'688	✓			✓				
8 Bit Latched P	No	No	Yes	No	Yes	2S	Yes	'885		✓						

**Address Comparators**

DESCRIPTION	OUTPUT ENABLE	TYPE	TECHNOLOGY										
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT		
16-Bit to 4-Bit	Yes	'677	✓										
12-Bit to 4-Bit	Yes	'679	✓										

**Parity Generators/Checkers**

DESCRIPTION	NO. OF BITS	TYPE	TECHNOLOGY										
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT		
Odd/Even	9	'280	✓	✓	✓								
		'286		✓									
		'11286								✓			

✓ Product available in technology indicated  
 + New product planned in technology indicated

# FUNCTIONAL INDEX

## BUS SWITCHES AND 5-V/3-V VOLTAGE TRANSLATORS

### Crossbar Technology (CBT)

DESCRIPTION	TYPE	TECHNOLOGY
		CBT
Dual 4 Bit With '244 Pinout	'3244	✓
8 Bit With '245 Pinout	'3245	✓
10-Bit Bus Exchanger	'3383	✓
Dual 5 Bit	'3384	✓
10 Bit With Precharged Outputs for Live Insertion	'6800	+
18-Bit Bus Exchanger	'16209	+
24-Bit Bus Exchanger	'16212	+
12-Bit 3-to-1 Bus Select	'16214	+
Synchronous 16-Bit-to-32-Bit FET Multiplexers	'16232	+
16-Bit-to-32-Bit FET Multiplexers	'16233	+

## ARITHMETIC CIRCUITS

### Parallel Binary Adders

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY								
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT
4 Bit		'283			✓						

### Accumulators, Arithmetic Logic Units, Look-Ahead Carry Generators

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY								
			ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT
4-Bit Arithmetic Logic Units: Function Generator		'181		✓							

✓ Product available in technology indicated

+ New product planned in technology indicated

FIFO MEMORIES

First-In, First-Out Memories (FIFOs)

DESCRIPTION		OUTPUT	TYPE	TECHNOLOGY										
SIZE	TYPE†			LS	S	ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT
16 Words × 4 Bits	U	3S	'232			✓								
16 Words × 5 Bits	U	3S	'225		✓									
			'229			✓								
			'233			✓								
32 Words × 9 Bits	B	3S	'2238			✓								
64 Words × 4 Bits	U	3S	'234			✓								
			'236			✓								
64 Words × 5 Bits	U	3S	'235			✓								
64 Words × 8 Bits	U	3S	'2232			✓								
64 Words × 9 Bits	U	3S	'2233			✓								
64 Words × 18 Bits	U, C	3S	'7813									✓		
	U	3S	'7814									✓		
64 Words × 36 Bits	B, C	3S	'3612											✓
			'3614											✓
	U, C	3S	'3611											✓
			'3613											✓
Dual 64 × 1	C	3S	'2226									✓		
			'2227										✓	
Dual 256 × 1	C	3S	'2228									✓		
			'2229									✓		
256 Words × 9 Bits	U	3S	'7200									✓		
256 Words × 18 Bits	U, C	3S	'7805									✓		
	U	3S	'7806									✓		
256 × 36 × 2 Bits	B, C	3S	'3622									+		
512 Words × 9 Bits	U	3S	'7201									✓		
	U, S	3S	'72211									✓		
512 Words × 18 Bits	U, C	3S	'7803									✓		
	U	3S	'7804									✓		
	B, C	3S	'7819											✓
	B	3S	'7820											✓
512 Words × 32 Bits	B, C	3S	'3638									✓		
512 Words × 36 Bits	U, C	3S	'3631									+		
	B, C	3S	'3632									✓		

† U = Unidirectional

B = Bidirectional

C = Clocked

S = Synchronized

✓ Product available in technology indicated

+ New product planned in technology indicated

# FUNCTIONAL INDEX

## FIFO MEMORIES

### First-In, First-Out Memories (FIFOs) (Continued)

DESCRIPTION		OUTPUT	TYPE	TECHNOLOGY																		
SIZE	TYPE†			LS	S	ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT								
1K Words × 9 Bits	B	3S	'2235										✓									
			'2236											✓								
	U	3S	'7202										✓									
	U, S	3S	'72221											✓								
1K Words × 18 Bits	U, C	3S	'7801											✓								
			'7811												✓							
			'7881													+						
U	3S	'7802												✓								
1K Words × 36 Bits	U, C	3S	'3641												✓							
1K × 36 × 2 Bits	B, C	3S	'3642													+						
2K Words × 9 Bits	U, C	3S	'7807													✓						
			'7203														✓					
	U	3S	'7808													✓						
	U, S	3S	'72231														✓					
2K Words × 18 Bits	U, C	3S	'7882														+					
2K Words × 36 Bits	U, C	3S	'3651															+				
4K Words × 9 Bits	U	3S	'7204																✓			
	U, S	3S	'72241																	✓		
4K Words × 18 Bits	U, C	3S	'7884																	+		

† U = Unidirectional

B = Bidirectional

C = Clocked

S = Synchronized

✓ Product available in technology indicated

+ New product planned in technology indicated



**CLOCK-DISTRIBUTION CIRCUITS**

**Clock-Distribution Circuits (CDC)**

DESCRIPTION	TYPE	TECHNOLOGY								
		ALS	AS	F	HC	HCT	AC	ACT	BCT	ABT
3.3-V Hex Inverting Clock Drivers/Buffers	'203						✓			
Hex Inverting Clock Drivers/Buffers	'204						✓			
Dual 1-to-4 Clock Drivers/Buffers	'208							✓		
	'209						✓			
Octal Divide-by-2 Clock Drivers (6 inverting, 2 noninverting)	'303		✓							
Octal Divide-by-2 Clock Drivers (8 noninverting)	'305		✓							
Octal Divide-by-2 Clock Drivers (4 inverting, 4 noninverting)	'304		✓							
1-to-6 Clock Drivers	'328									+
	'329									✓
1-to-6 Clock Drivers With Output Enable	'391									✓
	'392									✓
1-to-8 Clock Drivers	'340									✓
	'341									✓
1-to-8, Divide-by-2 Clock Drivers	'337									✓
	'339									✓
Phase-Locked Loop 1-to-12 Clock Drivers	'586									+
	'2582									+
	'2586									+

✓ Product available in technology indicated  
 + New product planned in technology indicated

**ECL TRANSLATORS**

**ECL-to-TTL or TTL-to-ECL Translators**

DESCRIPTION	LEVEL TRANSLATION		OUTPUT	TYPE
	ECL-to-TTL	TTL-to-ECL		
Octal Bus Driver, Noninverting	ECL-to-TTL	3S		10KHT5541
	TTL-to-ECL	OE		10KHT5543
Octal D-Type Flip-Flop, True	ECL-to-TTL	3S		10KHT5574
	TTL-to-ECL	OE		10KHT5578





<b>General Information</b>	<b>1</b>
<b>ABT Octals</b>	<b>2</b>
<b>ABT Widebus™</b>	<b>3</b>
<b>ABTE/ETL Widebus™</b>	<b>4</b>
<b>ABT Widebus+™</b>	<b>5</b>
<b>ABT Memory Drivers</b>	<b>6</b>
<b>Futurebus+/BTL Transceivers</b>	<b>7</b>
<b>IEEE 1149.1 (JTAG) Boundary-Scan Logic</b>	<b>8</b>
<b>LVT Octals</b>	<b>9</b>
<b>LVT Widebus™</b>	<b>10</b>
<b>LVT Memory Drivers</b>	<b>11</b>
<b>GTL Widebus™</b>	<b>12</b>
<b>Application Notes and Articles</b>	<b>13</b>
<b>Characterization Information</b>	<b>14</b>
<b>Mechanical Data</b>	<b>15</b>

# Contents

	Page
'ABT125	Quadruple Bus Buffer Gates ..... 2-3
'ABT126	Quadruple Bus Buffer Gates ..... 2-9
'ABT240	Octal Buffers/Drivers ..... 2-15
'ABT241	Octal Buffers/Drivers ..... 2-21
'ABT244	Octal Buffers/Drivers ..... 2-27
'ABT245	Octal Bus Transceivers ..... 2-33
'ABT273	Octal Edge-Triggered D-Type Flip-Flops With Clear ..... 2-39
'ABT373	Octal Transparent D-Type Latches ..... 2-45
'ABT374	Octal Edge-Triggered D-Type Flip-Flops ..... 2-51
'ABT377	Octal Edge-Triggered D-Type Flip-Flops With Clock Enable ..... 2-57
'ABT533	Octal Transparent D-Type Latches ..... 2-63
'ABT534	Octal Edge-Triggered D-Type Flip-Flops ..... 2-69
'ABT540	Octal Buffers/Drivers ..... 2-75
'ABT541	Octal Buffers/Drivers ..... 2-81
'ABT543	Octal Registered Transceivers ..... 2-87
'ABT573	Octal Transparent D-Type Latches ..... 2-93
'ABT574	Octal Edge-Triggered D-Type Flip-Flops ..... 2-99
'ABT620	Octal Bus Transceivers ..... 2-105
'ABT623	Octal Bus Transceivers ..... 2-111
'ABT640	Octal Bus Transceivers ..... 2-117
'ABT646	Octal Bus Transceivers and Registers ..... 2-123
'ABT646A	Octal Bus Transceivers and Registers ..... 2-131
'ABT651	Octal Bus Transceivers and Registers ..... 2-139
'ABT652	Octal Bus Transceivers and Registers ..... 2-147
'ABT652A	Octal Bus Transceivers and Registers ..... 2-157
'ABT657	Octal Bus Transceivers With Parity Generators/Checkers ..... 2-167
'ABT821	10-Bit Bus-Interface Flip-Flops ..... 2-175
'ABT823	9-Bit Bus-Interface Flip-Flops ..... 2-181
'ABT827	10-Bit Buffers/Drivers ..... 2-187
'ABT833	8-Bit to 9-Bit Parity Bus Transceivers ..... 2-193
'ABT841	10-Bit Bus-Interface D-Type Latches ..... 2-201
'ABT843	9-Bit Bus-Interface D-Type Latches ..... 2-207
'ABT853	8-Bit to 9-Bit Parity Bus Transceivers ..... 2-215
'ABT863	9-Bit Bus Transceivers ..... 2-221
'ABT2952	Octal Bus Transceivers and Registers ..... 2-227
'ABT25245	25-Ω Octal Bus Transceivers ..... 2-235

# SN54ABT125, SN74ABT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SCBS182B – FEBRUARY 1991 – REVISED SEPTEMBER 1994

- State-of-the-Art EPIC-IIB™ BICMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs (–32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

## description


The 'ABT125 bus buffer gates feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable ( $\overline{OE}$ ) input is high.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT125 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT125 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT125 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT125 . . . J PACKAGE  
SN74ABT125 . . . D, DB, N, OR PW PACKAGE  
(TOP VIEW)



SN54ABT125 . . . FK PACKAGE  
(TOP VIEW)



NC – No internal connection

FUNCTION TABLE  
(each buffer)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

EPIC-IIB is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

# SN54ABT125, SN74ABT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS


SCBS182B - FEBRUARY 1991 - REVISED SEPTEMBER 1994

## logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, N, and PW packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT125 .....	96 mA
SN74ABT125 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package .....	1.25 W
DB, PW package .....	0.5 W
N package .....	1.1 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BICMOS Technology Data Book*, literature number SCBD002B.

**SN54ABT125, SN74ABT125**  
**QUADRUPLE BUS BUFFER GATES**  
**WITH 3-STATE OUTPUTS**

SCBS182B - FEBRUARY 1991 - REVISED SEPTEMBER 1994

**recommended operating conditions (see Note 3)**

		SN54ABT125		SN74ABT125		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate		10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate	200		200		μs/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT125, SN74ABT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SCBS182B - FEBRUARY 1991 - REVISED SEPTEMBER 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT125		SN74ABT125		UNIT
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA				-1.2					V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5			2.5		2.5		V
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3			3		3		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				
I <sub>OH</sub> = -32 mA		2*					2			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V		I <sub>OL</sub> = 48 mA		0.55		0.55		V	
			I <sub>OL</sub> = 64 mA		0.55*		0.55			
I <sub>I</sub>	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND				±1		±1		μA	
I <sub>OZPU</sub>	V <sub>CC</sub> = 0 to 2.1 V	V <sub>O</sub> = 0.5 V to 2.7 V,			±50		±50		μA	
I <sub>OZPD</sub>	V <sub>CC</sub> = 2.1 V to 0	OE = X			±50		±50		μA	
I <sub>OZH</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, OE ≥ 2 V				10		10		μA	
I <sub>OZL</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, OE ≥ 2 V				-10		-10		μA	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V				±100		±100		μA	
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 5.5 V	Outputs high		50		50		μA	
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V		-50	-100	-200§	50	-200§	-50	-200§	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0,		Outputs high		1	250	250	250	μA	
			Outputs low		24	30	30	30	mA	
			Outputs disabled		0.5	250	250	250	μA	
ΔI <sub>CC</sub> ¶	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND		Data inputs		1.5		1.5		mA	
			Outputs enabled		1.5		1.5			
			Outputs disabled		0.05		0.05			0.05
	Control inputs				1.5		1.5			
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V				3				pF	
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V				7				pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This data sheet limit may vary among suppliers.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT125		SN74ABT125		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub> §	A	Y	1	3.2	4.6	1	6.7	1	4.9	ns
t <sub>PHL</sub>			1	2.5	4.6	1	6.2	1	4.9	
t <sub>PZH</sub> §	OE	Y	1	3.6	5		6	1	5.9	ns
t <sub>PZL</sub>			1	2.5	6.2		7.5	1	6.8	
t <sub>PHZ</sub>	OE	Y	1	3.8	5.4	1	6.3	1	6.2	ns
t <sub>PLZ</sub> §			1	3.3	5.3	1	7.2	1	6.2	

§ This data sheet limit may vary among suppliers.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT125, SN74ABT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS


SCBS182B - FEBRUARY 1991 - REVISED SEPTEMBER 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





# SN54ABT126, SN74ABT126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SCBS183A – FEBRUARY 1991 – REVISED JULY 1994

- State-of-the-Art EPIC-IIB™ BICMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs (–32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

## description

The 'ABT126 bus buffer gates feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.


The SN74ABT126 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT126 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT126 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .


FUNCTION TABLE  
(each buffer)

INPUTS		OUTPUT
OE	A	Y
H	H	H
H	L	L
L	X	Z

SN54ABT126 ... J PACKAGE  
SN74ABT126 ... D, DB, OR N PACKAGE  
(TOP VIEW)



SN54ABT126 ... FK PACKAGE  
(TOP VIEW)



NC – No internal connection

EPIC-IIB is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

# SN54ABT126, SN74ABT126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS


SCBS183A – FEBRUARY 1991 – REVISED JULY 1994

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, and N packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT126 .....	96 mA
SN74ABT126 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package .....	1.25 W
DB package .....	0.5 W
N package .....	1.1 W
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT126, SN74ABT126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SCBS183A - FEBRUARY 1991 - REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT126		SN74ABT126		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate		10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate	200		200		μs/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T <sub>A</sub> = 25°C		SN54ABT126		SN74ABT126		UNIT	
			MIN	TYP†	MAX	MIN	MAX	MIN		MAX
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2		-1.2		V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -3 mA	2.5		2.5		2.5		V	
	V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA	3		3		3			
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2		2					
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -32 mA	2*				2		V	
		I <sub>OL</sub> = 48 mA		0.55		0.55				
		I <sub>OL</sub> = 64 mA		0.55*			0.55			
I <sub>I</sub>	V <sub>CC</sub> = 0 to 5.5 V,	V <sub>I</sub> = V <sub>CC</sub> or GND		±1		±1		±1	μA	
I <sub>OZPU</sub>	V <sub>CC</sub> = 0 to 2.1 V,	V <sub>O</sub> = 0.5 V to 2.7 V, OE = X		±50		±50		±50	μA	
I <sub>OZPD</sub>	V <sub>CC</sub> = 2.1 V to 0,	V <sub>O</sub> = 0.5 V to 2.7 V, OE = X		±50		±50		±50	μA	
I <sub>OZH</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V,	V <sub>O</sub> = 2.7 V, OE ≤ 0.8 V‡		10		10		10	μA	
I <sub>OZL</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V,	V <sub>O</sub> = 0.5 V, OE ≤ 0.8 V‡		-10		-10		-10	μA	
I <sub>off</sub>	V <sub>CC</sub> = 0,	V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V		±100				±100	μA	
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 5.5 V Outputs high		50		50		50	μA	
I <sub>O§</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-200	-50	-200	-50	-200	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND	I <sub>O</sub> = 0, Outputs high		1	250		250		250	μA
		Outputs low		24	30		30		30	mA
		Outputs disabled		0.5	250		250		250	μA
ΔI <sub>CC¶</sub>	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Outputs enabled		1.5		1.5		1.5	mA	
		Outputs disabled			50		50		50	μA
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V			3					pF	
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V			7					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ For V<sub>CC</sub> between 2.1 V and 4 V, OE should be less than or equal to 0.5 V to ensure a low state.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT126, SN74ABT126  
 QUADRUPLE BUS BUFFER GATES  
 WITH 3-STATE OUTPUTS**

SCBS183A - FEBRUARY 1991 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT126		SN74ABT126		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub> †	A	Y	1	2.9	4.9	1	6.3	1	6.3	ns
t <sub>PHL</sub> †			1	2.5	5.1	1	5.9	1	5.7	
t <sub>PZH</sub> †	OE	Y	1	4.4	5.8	1	5.3	1	6.5	ns
t <sub>PZL</sub> †			1	4.4	5.9	1	6.4	1	6.5	
t <sub>PHZ</sub> †	OE	Y	1	3	5.7	1	6.9	1	6.8	ns
t <sub>PLZ</sub> †			1	3	5.8	1	7.2	1	6.7	

† This data sheet limit may vary among suppliers.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT126, SN74ABT126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS


SCBS183A - FEBRUARY 1991 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN54ABT240, SN74ABT240 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS098D - JANUARY 1991 - REVISED JULY 1994

- State-of-the-Art EPIC-II B™ BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

## description

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'ABT241 and 'ABT244, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable ( $\overline{OE}$ ) inputs, and complementary OE and  $\overline{OE}$  inputs.


The 'ABT240 is organized as two 4-bit buffers/line drivers with separate  $\overline{OE}$  inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT240 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT240 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT240 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT240 . . . J PACKAGE  
SN74ABT240 . . . DB, DW, OR N PACKAGE  
(TOP VIEW)



SN54ABT240 . . . FK PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each buffer)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	L
L	L	H
H	X	Z

EPIC-II B is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated



# SN54ABT240, SN74ABT240 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS098D - JANUARY 1991 - REVISED JULY 1994

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT240 .....	96 mA
SN74ABT240 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.6 W
DW package .....	1.6 W
N package .....	1.3 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75285

**SN54ABT240, SN74ABT240  
OCTAL BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS**

SCBS098D - JANUARY 1991 - REVISED JULY 1994

**recommended operating conditions (see Note 3)**

		SN54ABT240		SN74ABT240		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		5	5	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT240		SN74ABT240		UNIT
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5		2.5		2.5		V
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3		3		3		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA		2		2			
I <sub>OH</sub> = -32 mA			2*				2		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55			V
		I <sub>OL</sub> = 64 mA		0.55*			0.55		
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1		±1		±1		μA
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V		10‡		10‡		10‡		μA
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V		-10‡		-10‡		-10‡		μA
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V		±100				±100		μA
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high		50		50		50	μA
I <sub>O</sub> §	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND	I <sub>O</sub> = 0,	Outputs high		1	250	250	250	μA
			Outputs low		24	30	30	30	mA
			Outputs disabled		0.5	250	250	250	μA
ΔI <sub>CC</sub> ¶	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Data inputs	Outputs enabled		1.5		1.5		mA
			Outputs disabled		0.05		0.05	0.05	
		Control inputs		1.5		1.5		1.5	
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V		3						pF
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V		8						pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ This data sheet limit may vary among suppliers.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



**SN54ABT240, SN74ABT240  
OCTAL BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS**

SCBS098D - JANUARY 1991 - REVISED JULY 1994


switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT240		SN74ABT240		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A	Y	1	2.9	4.1	0.8	5.5	1	4.8	ns
$t_{PHL}$			1.6	3.1	4.3	1	5.5	1.6	4.8	
$t_{PZH}$	$\overline{OE}$	Y	1.1	3.1	4.7	0.8	7.5	1.1	5.2	ns
$t_{PZL}$			1.1	2.7	5.8	0.8	7.7	1.1	6.2	
$t_{PHZ}$	$\overline{OE}$	Y	1.8	4.6	5.7	1.7	7	1.8	6.4	ns
$t_{PLZ}$			1.6	4	5.4	1.3	7.2	1.6	5.8	




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES  
 INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES  
 LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN54ABT241, SN74ABT241 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS184A – JANUARY 1991 – REVISED JULY 1994

- State-of-the-Art *EPIC-II B™* BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

## description


These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'ABT240 and 'ABT244, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable ( $\overline{OE}$ ) inputs, and complementary OE and  $\overline{OE}$  inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.


The SN74ABT241 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT241 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT241 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT241 ... J PACKAGE  
SN74ABT241 ... DB, DW, OR N PACKAGE  
(TOP VIEW)



SN54ABT241 ... FK PACKAGE  
(TOP VIEW)



EPIC-II B is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

# SN54ABT241, SN74ABT241 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS184A - JANUARY 1991 - REVISED JULY 1994

FUNCTION TABLES

INPUTS		OUTPUT
1OE	1A	1Y
L	H	H
L	L	L
H	X	Z


INPUTS		OUTPUT
2OE	2A	2Y
H	H	H
H	L	L
L	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



# SN54ABT241, SN74ABT241 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS184A – JANUARY 1991 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT241 .....	96 mA
SN74ABT241 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.6 W
DW package .....	1.6 W
N package .....	1.3 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT241		SN74ABT241		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		5		5	ns/V
	Outputs enabled					
$T_A$	Operating free-air temperature	-55	125	-40	85	$^\circ\text{C}$

NOTE 3: Unused or floating inputs must be held high or low.



**SN54ABT241, SN74ABT241**  
**OCTAL BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS184A - JANUARY 1991 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT241		SN74ABT241		UNIT
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA					-1.2		-1.2		V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5			2.5		2.5		V
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3			3		3		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				
I <sub>OH</sub> = -32 mA		2*					2			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V		I <sub>OL</sub> = 48 mA		0.55			0.55		V
			I <sub>OL</sub> = 64 mA		0.55*			0.55		
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1			±1		±1		μA
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V		50			10		50		μA
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V		-50			-10		-50		μA
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V		±100					±100		μA
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V		Outputs high		50			50		μA
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V		-50	-100	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0,		Outputs high		1	250	250		250	μA
			Outputs low		24	30	30		30	mA
			Outputs disabled		0.5	250	250		250	μA
ΔI <sub>CC</sub> §	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND		Data inputs		Outputs enabled		1.5	1.5	1.5	mA
					Outputs disabled		0.05	0.05	0.05	
			Control inputs				1.5	1.5	1.5	
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V		3							pF
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V		8							pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



**SN54ABT241, SN74ABT241  
OCTAL BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS**

SCBS184A - JANUARY 1991 - REVISED JULY 1994


switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT241		SN74ABT241		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	A	Y	1	2.6	4.1	0.8	5.3	1	4.6	ns
tPHL			1	2.9	4.2	0.8	5	1	4.6	
tPZH	$\overline{OE}$ or OE	Y	1.1	4.8	6.3	1	7	1.1	6.8	ns
tPZL			1.3	4.3	5.8	1	7	1.3	6.8	
tPHZ	$\overline{OE}$ or OE	Y	1.6	4.6	6.1	0.8	7.9	1.6	7.1	ns
tPLZ			1	3.9	5.4	0.8	6.2	1	5.9	

# SN54ABT241, SN74ABT241 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS184A - JANUARY 1991 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

# SN54ABT244, SN74ABT244 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS099E – JANUARY 1991 – REVISED JULY 1994

- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

## description

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'ABT240 and 'ABT241, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable ( $\overline{OE}$ ) inputs, and complementary OE and  $\overline{OE}$  inputs.


The 'ABT244 is organized as two 4-bit buffers/line drivers with separate  $\overline{OE}$  inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT244 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT244 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT244 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT244 . . . J PACKAGE  
SN74ABT244 . . . DB, DW, N, OR PW PACKAGE  
(TOP VIEW)



SN54ABT244 . . . FK PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each buffer)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

# SN54ABT244, SN74ABT244 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS099E – JANUARY 1991 – REVISED JULY 1994

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT244 .....	96 mA
SN74ABT244 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.6 W
DW package .....	1.6 W
N package .....	1.3 W
PW package .....	0.7 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

# SN54ABT244, SN74ABT244 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS099E – JANUARY 1991 – REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT244		SN74ABT244		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate		5		5	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT244		SN74ABT244		UNIT	
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		V	
	V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA	3			3		3			
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2					
I <sub>OH</sub> = -32 mA		2*					2				
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55		0.55			V	
		I <sub>OL</sub> = 64 mA			0.55*			0.55			
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μA	
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			10‡		10‡		10‡	μA	
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-10‡		-10‡		-10‡	μA	
I <sub>off</sub>	V <sub>CC</sub> = 0,	V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA	
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 5.5 V		Outputs high	50		50		50	μA	
I <sub>O§</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND	I <sub>O</sub> = 0,	Outputs high		1	250		250		250	μA
			Outputs low		24	30		30		30	mA
			Outputs disabled		0.5	250		250		250	μA
ΔI <sub>CC¶</sub>	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Data inputs	Outputs enabled		1.5		1.5		1.5	mA	
			Outputs disabled		0.05		0.05		0.05		
		Control inputs		1.5		1.5		1.5			
C <sub>I</sub>	V <sub>I</sub> = 2.5 V or 0.5 V				3					pF	
C <sub>O</sub>	V <sub>O</sub> = 2.5 V or 0.5 V				8					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ This data sheet limit may vary among suppliers.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

**SN54ABT244, SN74ABT244**  
**OCTAL BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS099E – JANUARY 1991 – REVISED JULY 1994


switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 5 V, TA = 25°C			SN54ABT244		SN74ABT244		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	A	Y	1	2.6	4.1	1	5.3	1	4.6	ns
tPHL			1	2.9	4.2	1	5	1	4.6	
tPZH	$\overline{\text{OE}}$	Y	1.1	3.1	4.6	0.8	5.7	1.1	5.1	ns
tPZL			2.1	4.1	5.6	1.2	7.9	2.1	6.1	
tPHZ	$\overline{\text{OE}}$	Y	2.1	4.1	5.6	1.2	7.6	2.1	6.6	ns
tPLZ			1.7	3.7	5.2	1	7.9	1.7	5.7	

# SN54ABT244, SN74ABT244 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS099E - JANUARY 1991 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- $C_L$  includes probe and jig capacitance.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





# SN54ABT245, SN74ABT245A OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS081E - JANUARY 1991 - REVISED JULY 1994

- State-of-the-Art *EPIC-II B*™ BICMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200 \text{ pF}$ ,  $R = 0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 1 \text{ V}$  at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and Plastic (N) and Ceramic (J) DIPs

## description

These octal bus transceivers are designed for asynchronous communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so the buses are effectively isolated.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT245A is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT245 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT245A is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .


FUNCTION TABLE

INPUTS		OPERATION
$\overline{OE}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

SN54ABT245 . . . J OR W PACKAGE  
SN74ABT245A . . . DB, DW, N, OR PW PACKAGE  
(TOP VIEW)



SN54ABT245 . . . FK PACKAGE  
(TOP VIEW)



EPIC-II B is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


# SN54ABT245, SN74ABT245A OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS081E – JANUARY 1991 – REVISED JULY 1994

## logic symbol†



## logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT245 .....	96 mA
SN74ABT245A .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.6 W
DW package .....	1.6 W
N package .....	1.3 W
PW package .....	0.7 W
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**SN54ABT245, SN74ABT245A**  
**OCTAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS081E - JANUARY 1991 - REVISED JULY 1994

**recommended operating conditions (see Note 3)**

	SN54ABT245		SN74ABT245A		UNIT
	MIN	MAX	MIN	MAX	
V <sub>CC</sub> Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub> High-level input voltage	2		2		V
V <sub>IL</sub> Low-level input voltage		0.8		0.8	V
V <sub>I</sub> Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub> High-level output current		-24		-32	mA
I <sub>OL</sub> Low-level output current		48		64	mA
Δt/Δv    Input transition rise or fall rate		5		5	ns/V
Δt/ΔV <sub>CC</sub> Power-up ramp rate				200	μs/V
T <sub>A</sub> Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.



**SN54ABT245, SN74ABT245A**  
**OCTAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS081E – JANUARY 1991 – REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT245		SN74ABT245A		UNIT
			MIN	TYPT†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA	-1.2			-1.2		-1.2		V
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		V
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3		3		
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2		2				
			I <sub>OH</sub> = -32 mA		2*		2			
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55		V	
			I <sub>OL</sub> = 64 mA		0.55*		0.55			
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND	±1			±1		±1		µA
	A or B ports	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND	±20			±100		±20		
I <sub>OZPU</sub>		V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 V to 2.7 V, $\overline{OE} = X$	±50					±50		µA
I <sub>OZPD</sub>		V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 V to 2.7 V, $\overline{OE} = X$	±50					±50		µA
I <sub>OZH</sub> ‡		V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, OE ≥ 2 V	10			10		10		µA
I <sub>OZL</sub> ‡		V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, OE ≥ 2 V	-10			-10		-10		µA
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V	±100					±100		µA
I <sub>CEX</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	50			50		50		µA
I <sub>O</sub> §		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-140	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		5	250	250		250	µA
			Outputs low		22	30	30		30	mA
			Outputs disabled		1	250	250		250	µA
ΔI <sub>CC</sub> ¶	Data inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Outputs enabled		1.5		1.5		1.5	mA
			Outputs disabled		50		50		50	µA
Control inputs		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	1.5			1.5		1.5		mA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V	4							pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V	8							pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



**SN54ABT245, SN74ABT245A**  
**OCTAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS081E - JANUARY 1991 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ABT245				SN74ABT245A				UNIT		
			$V_{CC} = 5$ V, $T_A = 25^\circ$ C			MIN	MAX	$V_{CC} = 5$ V, $T_A = 25^\circ$ C				MIN	MAX
			MIN	TYP	MAX			MIN	TYP	MAX			
$t_{PLH}$	A or B	B or A	1	2.6	4.1	1	4.8	1	2	3.2	1	3.6	ns
$t_{PHL}$			1	2.9	4.2	1	4.8	1	2.6	3.5	1	3.9	
$t_{PZH}$	$\overline{OE}$	A or B	1.3	3.3	4.8	1	5.9	2	3.5	4.5	2	5.6	ns
$t_{PZL}$			2.3	4.3	5.8	2	7.5	1.9	4	5.3	1.9	6.2	
$t_{PHZ}$	$\overline{OE}$	A or B	1.7†	4.7	6.2	1.7	7.4	2.2	4.4	5.4	2.2	5.9	ns
$t_{PLZ}$			1.7†	4.3	5.8	1.7	6.5	1.5	3	4	1.5	4.5	

† This data sheet limit may vary among suppliers.

# SN54ABT245, SN74ABT245A OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS081E - JANUARY 1991 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms

# SN54ABT273, SN74ABT273 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR

SCBS185A - FEBRUARY 1991 - REVISED JULY 1994

- State-of-the-Art EPIC-IIB™ BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (N) and Ceramic (J) DIPs

SN54ABT273... J OR W PACKAGE  
SN74ABT273... DB, DW, OR N PACKAGE  
(TOP VIEW)




## description

The 'ABT273 are 8-bit positive-edge-triggered D-type flip-flops with a direct clear ( $\overline{\text{CLR}}$ ) input. They are particularly suitable for implementing buffer and storage registers, shift registers, and pattern generators.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D input signal has no effect at the output.

SN54ABT273... FK PACKAGE  
(TOP VIEW)



The SN74ABT273 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT273 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT273 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

FUNCTION TABLE  
(each flip-flop)

INPUTS			OUTPUT
$\overline{\text{CLR}}$	CLK	D	Q
L	X	X	L
H	$\uparrow$	H	H
H	$\uparrow$	L	L
H	H or L	X	$Q_0$

EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated



# SN54ABT273, SN74ABT273 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR


SCBS185A - FEBRUARY 1991 - REVISED JULY 1994

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT273 .....	96 mA
SN74ABT273 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.6 W
DW package .....	1.6 W
N package .....	1.3 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



# SN54ABT273, SN74ABT273 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR

SCBS185A – FEBRUARY 1991 – REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT273		SN74ABT273		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			SN54ABT273		SN74ABT273		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
$V_{IK}$	$V_{CC} = 4.5\text{ V}$ , $I_I = -18\text{ mA}$			-1.2		-1.2		-1.2	V	
$V_{OH}$	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -3\text{ mA}$		2.5		2.5		2.5		V	
	$V_{CC} = 5\text{ V}$ , $I_{OH} = -3\text{ mA}$		3		3		3			
	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -24\text{ mA}$		2		2				
		$I_{OH} = -32\text{ mA}$		2*				2		
$V_{OL}$	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 48\text{ mA}$		0.55		0.55			V	
		$I_{OL} = 64\text{ mA}$		0.55*			0.55			
$I_I$	$V_{CC} = 5.5\text{ V}$ , $V_I = V_{CC}$ or GND			$\pm 1$		$\pm 1$		$\pm 1$	$\mu\text{A}$	
$I_{off}$	$V_{CC} = 0$ , $V_I$ or $V_O \leq 4.5\text{ V}$			$\pm 100$				$\pm 100$	$\mu\text{A}$	
$I_{CEX}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 5.5\text{ V}$   Outputs high			50		50		50	$\mu\text{A}$	
$I_{O^\ddagger}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.5\text{ V}$		-50	-100	-200§	-50	-200§	-50	-200§	mA
$I_{CC}$	$V_{CC} = 5.5\text{ V}$ , $I_O = 0$ $V_I = V_{CC}$ or GND	Outputs high		1	400§		400§		400§	$\mu\text{A}$
		Outputs low		24	30		30		30	mA
$\Delta I_{CC}^\S$	$V_{CC} = 5.5\text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}$ or GND			1.5		1.5		1.5	mA	
$C_i$	$V_I = 2.5\text{ V}$ or $0.5\text{ V}$			7					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at  $V_{CC} = 5\text{ V}$ .

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This data sheet limit may vary among suppliers.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

**SN54ABT273, SN74ABT273**  
**OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH CLEAR**

SCBS185A – FEBRUARY 1991 – REVISED JULY 1994

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

			V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT273		SN74ABT273		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency		0	150	0	150	0	150	MHz
t <sub>w</sub>	Pulse duration	CLK high or low	3.3		3.3		3.3		ns
		$\overline{\text{CLR}}$ low	3.3		3.3		3.3		
t <sub>su</sub>	Setup time before CLK↑	Data high	2		2		2		ns
		Data low	2.5		2.5		2.5		
		$\overline{\text{CLR}}$ high	2		2		2		
t <sub>h</sub>	Hold time after CLK↑	Data high or low	1.2†		1.4†		1.2†		ns

† This data sheet limit may vary among suppliers.

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)**


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT273		SN74ABT273		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			0	150	0	150	0	150	MHz
t <sub>PLH</sub>	CLK	Q	2.5	6	2.5	7	2.5	6.5	ns
t <sub>PHL</sub>			3.3	6.8	3.3	7.5	3.3	7.3	
t <sub>PHL</sub>	$\overline{\text{CLR}}$	Q	2.5	6.7†	2.5	8.2	2.5	7.4†	ns

† This data sheet limit may vary among suppliers.

# SN54ABT273, SN74ABT273 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR


SCBS185A – FEBRUARY 1991 – REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN54ABT373, SN74ABT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS155B - JANUARY 1991 - REVISED JULY 1994

- State-of-the-Art *EPIC-II B™* BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

## description

The eight latches of the 'ABT373 are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When the latch enable is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.


The output-enable ( $\overline{OE}$ ) input does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT373 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT373 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT373 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT373 ... J PACKAGE  
SN74ABT373 ... DB, DW, OR N PACKAGE  
(TOP VIEW)



SN54ABT373 ... FK PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each latch)

INPUTS			OUTPUT
$\overline{OE}$	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	$Q_0$
H	X	X	Z

EPIC-II B is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


# SN54ABT373, SN74ABT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS155B - JANUARY 1991 - REVISED JULY 1994

## logic symbol†



## logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT373 .....	96 mA
SN74ABT373 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.6 W
DW package .....	1.6 W
N package .....	1.3 W
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

# SN54ABT373, SN74ABT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS155B - JANUARY 1991 - REVISED JULY 1994

## recommended operating conditions (see Note 2)

		SN54ABT373		SN74ABT373		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		5	5	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C		SN54ABT373		SN74ABT373		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN		MAX
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5		2.5		2.5		V	
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3		3		3			
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2		2				
		I <sub>OH</sub> = -32 mA	2*				2		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55		V	
		I <sub>OL</sub> = 64 mA		0.55*		0.55			
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1		±1		±1	μA	
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V		10‡		10‡		10‡	μA	
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V		-10‡		-10‡		-10‡	μA	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V		±100				±100	μA	
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high		50		50	50	μA	
I <sub>O§</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		1	250		250	μA	
		Outputs low		24	30		30	mA	
		Outputs disabled		0.5	250		250	μA	
ΔI <sub>CC¶</sub>	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND		1.5		1.5		1.5	mA	
C <sub>I</sub>	V <sub>I</sub> = 2.5 V or 0.5 V		3					pF	
C <sub>O</sub>	V <sub>O</sub> = 2.5 V or 0.5 V		6					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ This data sheet limit may vary among suppliers.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.





**SN54ABT373, SN74ABT373**  
**OCTAL TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS155B – JANUARY 1991 – REVISED JULY 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT373		SN74ABT373		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration, LE high	3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before LE↓	High	1.9	2.5		1.9		ns
		Low	1.5	2.5		1.5		
t <sub>h</sub>	Hold time, data after LE↓	High or low	1	2.5		1		ns


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT373		SN74ABT373		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	D	Q	1.9	3.9	5.4	1.3	6.8	1.9	5.9	ns
t <sub>PHL</sub>			2.2	4.2	5.7	2	7	2.2	6.2	
t <sub>PLH</sub>	LE	Q	2.2	4.6	6.1	1.8	7.7	2.2	6.6	ns
t <sub>PHL</sub>			3.2	5.2	6.7	2.5	7.7	3.2	7.2	
t <sub>PZH</sub>	OE	Q	1.2	3.2	4.7	1	6.2	1.2	5.2	ns
t <sub>PZL</sub>			2.7	4.7	6.2	1.5	7.2	2.7	6.7	
t <sub>PHZ</sub>	OE	Q	2.5	4.9	6.4	2.4	8	2.5	6.9	ns
t <sub>PLZ</sub>			2	4.5	6	2	7	2	6.5	

# SN54ABT373, SN74ABT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS


SCBS155B - JANUARY 1991 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN54ABT374, SN74ABT374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS111D - FEBRUARY 1991 - REVISED JULY 1994

- State-of-the-Art EPIC-II B™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

## description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the 'ABT374 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.


A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.  $\overline{OE}$  does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT374 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT374 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT374 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT374 ... J PACKAGE  
SN74ABT374 ... DB, DW, OR N PACKAGE  
(TOP VIEW)



SN54ABT374 ... FK PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each flip-flop)

INPUTS			OUTPUT
$\overline{OE}$	CLK	D	Q
L	$\uparrow$	H	H
L	$\uparrow$	L	L
L	H or L	X	$Q_0$
H	X	X	Z

EPIC-II B is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1994, Texas Instruments Incorporated


# SN54ABT374, SN74ABT374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS111D - FEBRUARY 1991 - REVISED JULY 1994

## logic symbol†



## logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT374 .....	96 mA
SN74ABT374 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.6 W
DW package .....	1.6 W
N package .....	1.3 W
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

# SN54ABT374, SN74ABT374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS111D – FEBRUARY 1991 – REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT374		SN74ABT374		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		5	5	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			SN54ABT374		SN74ABT374		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
$V_{IK}$	$V_{CC} = 4.5\text{ V}$ , $I_I = -18\text{ mA}$			-1.2		-1.2		-1.2	V	
$V_{OH}$	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -3\text{ mA}$		2.5		2.5		2.5		V	
	$V_{CC} = 5\text{ V}$ , $I_{OH} = -3\text{ mA}$		3		3		3			
	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -24\text{ mA}$		2		2				
							2			
$V_{OL}$	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 48\text{ mA}$		0.55		0.55			V	
		$I_{OL} = 64\text{ mA}$		0.55*			0.55			
$I_I$	$V_{CC} = 5.5\text{ V}$ , $V_I = V_{CC}$ or GND			$\pm 1$		$\pm 1$		$\pm 1$	$\mu\text{A}$	
$I_{OZH}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.7\text{ V}$			10‡		10‡		10‡	$\mu\text{A}$	
$I_{OZL}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 0.5\text{ V}$			-10‡		-10‡		-10‡	$\mu\text{A}$	
$I_{off}$	$V_{CC} = 0$ , $V_I$ or $V_O \leq 4.5\text{ V}$			$\pm 100$				$\pm 100$	$\mu\text{A}$	
$I_{CEX}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 5.5\text{ V}$	Outputs high		50		50		50	$\mu\text{A}$	
$I_O^{\S}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.5\text{ V}$			-50	-100	-180		-50	-180	mA
$I_{CC}$	$V_{CC} = 5.5\text{ V}$ , $I_O = 0$ , $V_I = V_{CC}$ or GND	Outputs high		250		250		250	$\mu\text{A}$	
		Outputs low		30		30		30	mA	
		Outputs disabled		250		250		250	$\mu\text{A}$	
$\Delta I_{CC}^{\parallel}$	$V_{CC} = 5.5\text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}$ or GND			1.5		1.5		1.5	mA	
$C_i$	$V_I = 2.5\text{ V}$ or $0.5\text{ V}$			2.5					pF	
$C_o$	$V_O = 2.5\text{ V}$ or $0.5\text{ V}$			7					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at  $V_{CC} = 5\text{ V}$ .

‡ This data sheet limit may vary among suppliers.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.



**SN54ABT374, SN74ABT374**  
**OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS111D - FEBRUARY 1991 - REVISED JULY 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT374		SN74ABT374		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	150	0	150	0	150	MHz
t <sub>w</sub>	Pulse duration	CLK high or low		3.3		3.3	3.3	ns
t <sub>su</sub>	Setup time before CLK↑	Data high		1		2.5	1	ns
		Data low		1.9†		2.5	1.9†	
t <sub>h</sub>	Hold time after CLK↑	Data high or low		1.6†		2.5	1.6†	ns

† This data sheet limit may vary among suppliers.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT374		SN74ABT374		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			150	200		150		150		MHz
t <sub>PLH</sub>	CLK	Q	2.2	4.2	5.7	1.8	6.6	2.2	6.2	ns
t <sub>PHL</sub>			3.1	5.1	6.6	2.6	7.6	3.1	7.1	
t <sub>PZH</sub>	$\overline{OE}$	Q	1.2	3.2	4.7	0.8	5.7	1.2	5.2	ns
t <sub>PZL</sub>			2.7	4.7	6.2	1.5	7.2	2.7	6.7	
t <sub>PHZ</sub>	$\overline{OE}$	Q	2.5	4.5	6	1.3	7.2	2.5	6.5	ns
t <sub>PLZ</sub>			2	4.5	6	1	7	2	6.5	



# SN54ABT374, SN74ABT374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS


SCBS111D - FEBRUARY 1991 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms






# SN54ABT377, SN74ABT377 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLOCK ENABLE


SCBS156B – FEBRUARY 1991 – REVISED JULY 1994

- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs (–32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

SN54ABT377 . . . J PACKAGE  
SN74ABT377 . . . DB, DW, OR N PACKAGE  
(TOP VIEW)



SN54ABT377 . . . FK PACKAGE  
(TOP VIEW)



## description

The 'ABT377 are 8-bit positive-edge-triggered D-type flip-flops with a clock (CLK) input. They are particularly suitable for implementing buffer and storage registers, shift registers, and pattern generators.

Data (D) input information that meets the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if the common clock-enable ( $\overline{\text{CLKEN}}$ ) input is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the buffered clock (CLK) input is at either the high or low level, the D input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at  $\overline{\text{CLKEN}}$ .

The SN74ABT377 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT377 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT377 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

FUNCTION TABLE  
(each flip-flop)

INPUTS			OUTPUT
$\overline{\text{CLKEN}}$	CLK	D	Q
H	X	X	$Q_0$
L	↑	H	H
L	↑	L	L
X	H or L	X	$Q_0$

EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

**SN54ABT377, SN74ABT377**  
**OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH CLOCK ENABLE**


SCBS156B - FEBRUARY 1991 - REVISED JULY 1994

**logic symbol†**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)**



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT377, SN74ABT377 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

SCBS156B – FEBRUARY 1991 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_{OL}$ : SN54ABT377 .....	96 mA
SN74ABT377 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.6 W
DW package .....	1.6 W
N package .....	1.3 W
Storage temperature range .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT377		SN74ABT377		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		5		5	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

# SN54ABT377, SN74ABT377 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

SCBS156B - FEBRUARY 1991 - REVISED JULY 1994

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			SN54ABT377		SN74ABT377		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
$V_{IK}$	$V_{CC} = 4.5\text{ V}$ , $I_I = -18\text{ mA}$			-1.2		-1.2		-1.2	V	
$V_{OH}$	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -3\text{ mA}$		2.5		2.5		2.5		V	
	$V_{CC} = 5\text{ V}$ , $I_{OH} = -3\text{ mA}$		3		3		3			
	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -24\text{ mA}$		2		2				
$I_{OH} = -32\text{ mA}$			2*				2			
$V_{OL}$	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 48\text{ mA}$		0.55		0.55			V	
		$I_{OL} = 64\text{ mA}$		0.55*			0.55			
$I_I$	$V_{CC} = 5.5\text{ V}$ , $V_I = V_{CC}$ or GND			$\pm 1$		$\pm 1$		$\pm 1$	$\mu\text{A}$	
$I_{off}$	$V_{CC} = 0$ , $V_I$ or $V_O \leq 4.5\text{ V}$			$\pm 100$				$\pm 100$	$\mu\text{A}$	
$I_{CEX}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 5.5\text{ V}$	Outputs high		50		50		50	$\mu\text{A}$	
$I_{O}^\ddagger$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.5\text{ V}$			-50	-100	-180		-50	-180	mA
$I_{CC}$	$V_{CC} = 5.5\text{ V}$ , $I_O = 0$ , $V_I = V_{CC}$ or GND	Outputs high		1	250		250		250	$\mu\text{A}$
		Outputs low		24	30		30		30	mA
$\Delta I_{CC}^\S$	$V_{CC} = 5.5\text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}$ or GND			1.5		1.5		1.5	mA	
$C_i$	$V_I = 2.5\text{ V}$ or $0.5\text{ V}$			3					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at  $V_{CC} = 5\text{ V}$ .

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		$V_{CC} = 5\text{ V}$ , $T_A = 25^\circ\text{C}$		SN54ABT377		SN74ABT377		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
$f_{clock}$	Clock frequency	0	150	0	150	0	150	MHz	
$t_w$	Pulse duration	CLK high or low		3.3		3.3		3.3	ns
$t_{su}$	Setup time before CLK↑	Data high or low		2		2.5		2	ns
		CLKEN high or low		3		3		3	
$t_h$	Hold time after CLK↑	Data high or low		1.8 <sup>¶</sup>		1.8 <sup>¶</sup>		1.8 <sup>¶</sup>	ns
		CLKEN high or low		1.8 <sup>¶</sup>		1.8 <sup>¶</sup>		1.8 <sup>¶</sup>	

¶ This data sheet limit may vary among suppliers.

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50\text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5\text{ V}$ , $T_A = 25^\circ\text{C}$			SN54ABT377		SN74ABT377		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			150			150		150	MHz	
$t_{PLH}$	CLK	Q	2.2	4.5	6	2.2	7	2.2	6.5	ns
$t_{PHL}$			3.1	5.3	6.8	2	7.6	3.1	7.3	



# SN54ABT377, SN74ABT377 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLOCK ENABLE


SCBS156B - FEBRUARY 1991 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




# SN54ABT533, SN74ABT533 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS186A – FEBRUARY 1991 – REVISED JULY 1994

- State-of-the-Art EPIC-II B™ BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

SN54ABT533 ... J PACKAGE  
SN74ABT533 ... DB, DW, OR N PACKAGE  
(TOP VIEW)



## description

The 'ABT533 are 8-bit transparent D-type latches with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

When the latch-enable (LE) input is high, the  $\overline{Q}$  outputs follow the complements of the data (D) inputs. When LE is taken low, the  $\overline{Q}$  outputs are latched at the inverse of the levels set up at the D inputs. The 'ABT533 provides inverted data at its outputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.


$\overline{OE}$  does not affect the internal operations of the latches. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT533 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT533 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT533 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT533 ... FK PACKAGE  
(TOP VIEW)



EPIC-II B is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

Copyright © 1994, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2-63




**SN54ABT533, SN74ABT533**  
**OCTAL TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS186A - FEBRUARY 1991 - REVISED JULY 1994

**FUNCTION TABLE**  
 (each latch)


INPUTS			OUTPUT
$\overline{OE}$	LE	D	$\overline{Q}$
L	H	H	L
L	H	L	H
L	L	X	$\overline{Q}_0$
H	X	X	Z

**logic symbol†**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)**



# SN54ABT533, SN74ABT533 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS186A - FEBRUARY 1991 - REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT533 .....	96 mA
SN74ABT533 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.6 W
DW package .....	1.6 W
N package .....	1.3 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT533		SN74ABT533		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate		10		10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT533, SN74ABT533 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS186A – FEBRUARY 1991 – REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C		SN54ABT533		SN74ABT533		UNIT		
		MIN	TYP†	MAX	MIN	MAX	MIN		MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA			2.5		2.5		2.5	V	
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA			3		3		3		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA			2		2			
I <sub>OH</sub> = -32 mA				2*				2		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA				0.55		0.55	V	
		I <sub>OL</sub> = 64 mA				0.55*		0.55		
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μA	
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			10‡		10‡		10‡	μA	
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-10‡		-10‡		-10‡	μA	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±150				±150	μA	
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high				50		50	μA	
I <sub>O§</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-140	-180		-50	-180	-50	-180	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		1	250			250	μA	
		Outputs low		24	30			30	μA	
		Outputs disabled		0.5	250			250	μA	
ΔI <sub>CC¶</sub>	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Outputs enabled				1.5		1.5	mA	
		Outputs disabled				1.5		1.5		
		Control inputs				1.5		1.5		
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V			3					pF	
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V			9					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ This data sheet limit may vary among suppliers.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT533		SN74ABT533		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>w</sub>	Pulse duration, LE high			3.3		3.3		3.3	ns
t <sub>su</sub>	Setup time, data before LE↓		High or low	2.1				2.1	ns
t <sub>h</sub>	Hold time, data after LE↓		High or low	1.5§		1.5§		1.5§	ns

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT533, SN74ABT533**  
**OCTAL TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS186A – FEBRUARY 1991 – REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT533		SN74ABT533		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	D	$\bar{Q}$	1.9	4.2	5.4	1.9	6.7	1.9	6.4	ns
$t_{PHL}$			3.1	4.9	6.3	3.1	6.9	3.1	6.6	
$t_{PLH}$	LE	$\bar{Q}$	2.7	4.9	6.2	2.7	7.6	2.7	7.3	ns
$t_{PHL}$			3.5	5.4	6.8	3.5	7.5	3.5	7.3	
$t_{PZH}$	$\bar{OE}$	$\bar{Q}$	1.6	3.7	4.8	1.6	5.8	1.6	5.7	ns
$t_{PZL}$			2.4	4.2	6.2	2.4	6.9	2.4	6.7	
$t_{PHZ}$	$\bar{OE}$	$\bar{Q}$	2.8	5.1	6.2	2.8	7.2	2.8	6.9	ns
$t_{PLZ}$			2	4.1	6	2	6.9	2	6.5	

**PRODUCT PREVIEW** Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT533, SN74ABT533**  
**OCTAL TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**


SCBS186A - FEBRUARY 1991 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.


**Figure 1. Load Circuit and Voltage Waveforms**

# SN54ABT534, SN74ABT534 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS187A - FEBRUARY 1991 - REVISED JULY 1994

- State-of-the-Art EPIC-IIB™ BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

SN54ABT534 ... J PACKAGE  
SN74ABT534 ... DB, DW, OR N PACKAGE  
(TOP VIEW)



## description

The 'ABT534 are 8-bit flip-flops with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the 'ABT534 are edge-triggered D-type flip-flops. On the positive transition of the clock, the  $\bar{Q}$  outputs are set to the complement of the logic levels that were set up at the data (D) inputs. The 'ABT534 provide inverted data at their outputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.


The output-enable ( $\overline{OE}$ ) input does not affect the internal operations of the flip-flop. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT534 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT534 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT534 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT534 ... FK PACKAGE  
(TOP VIEW)



EPIC-IIB is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA Information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


# SN54ABT534, SN74ABT534 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS187A - FEBRUARY 1991 - REVISED JULY 1994

FUNCTION TABLE  
(each flip-flop)


INPUTS			OUTPUT
$\overline{OE}$	CLK	D	$\overline{Q}$
L	$\uparrow$	H	L
L	$\uparrow$	L	H
L	Hor L	X	$\overline{Q}_0$
H	X	X	Z

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



# SN54ABT534, SN74ABT534 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS187A – FEBRUARY 1991 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT534 .....	96 mA
SN74ABT534 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.6 W
DW package .....	1.6 W
N package .....	1.3 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BICMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT534		SN74ABT534		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		5	5	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.



# SN54ABT534, SN74ABT534 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS187A - FEBRUARY 1991 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT534		SN74ABT534		UNIT
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5		2.5		2.5		V
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3		3		3		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA		2		2			
I <sub>OH</sub> = -32 mA			2*				2		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55			V
		I <sub>OL</sub> = 64 mA		0.55*			0.55		
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μA
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			50		50		50	μA
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-50		-50		-50	μA
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high		50		50		50	μA
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-140	-200§	-50	-200§	-50	-200§	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		1	250	250		250	μA
		Outputs low		24	30	30		30	mA
		Outputs disabled		0.5	250	250		250	μA
ΔI <sub>CC</sub> ¶	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			1.5		1.5		1.5	mA
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V			3					pF
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V			8					pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This data sheet limit may vary among suppliers.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT534		SN74ABT534		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency		125		125		125	MHz
t <sub>w</sub>	Pulse duration		CLK high or low	3.5	3.5	3.5	3.5	ns
t <sub>su</sub>	Setup time, data before CLK↑		High or low	1.6	1.6	1.6	1.6	ns
t <sub>h</sub>	Hold time, data after CLK↑		High or low	1.6§	1.6§	1.6§	1.6§	ns

§ This data sheet limit may vary among suppliers.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT534, SN74ABT534**  
**OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS187A - FEBRUARY 1991 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT534		SN74ABT534		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			125	175		125		125		MHz
$t_{PLH}$	CLK	Q	2.6	4.5	6.1†	2.6	7	2.6	6.7	ns
$t_{PHL}$			3.4	5.5	6.7	3.4	7.9	3.4	7.6	
$t_{PZH}$	$\overline{OE}$	Q	1	3.4	5.2†	1	5.8	1	5.6†	ns
$t_{PZL}$			2.6	4	5.8	2.6	7	2.6	6.8	
$t_{PHZ}$	$\overline{OE}$	Q	2.4	4.7	6.6	2.4	7.6	2.4	7.3	ns
$t_{PLZ}$			2.3	3.8	5.8	2.3	6.8	2.3	6.5	

† This data sheet limit may vary among suppliers.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT534, SN74ABT534 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS


SCBS187A – FEBRUARY 1991 – REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

# SN54ABT540, SN74ABT540 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS188A - FEBRUARY 1991 - REVISED JULY 1994

- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

## description

The 'ABT540 octal buffers and line drivers are ideal for driving bus lines or buffer memory address registers. The devices feature inputs and outputs on opposite sides of the package that facilitate printed-circuit-board layout.


The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( $\overline{OE1}$  or  $\overline{OE2}$ ) input is high, all corresponding outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT540 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT540 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT540 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT540 . . . J PACKAGE  
SN74ABT540 . . . DB, DW, OR N PACKAGE  
(TOP VIEW)



SN54ABT540 . . . FK PACKAGE  
(TOP VIEW)



FUNCTION TABLE

INPUTS			OUTPUT Y
$\overline{OE1}$	$\overline{OE2}$	A	
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z

EPIC-IIB is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


# SN54ABT540, SN74ABT540 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS188A—FEBRUARY 1991—REVISED JULY 1994

## logic symbol†



## logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT540 .....	96 mA
SN74ABT540 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.6 W
DW package .....	1.6 W
N package .....	1.3 W
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

# SN54ABT540, SN74ABT540 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS188A – FEBRUARY 1991 – REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT540		SN74ABT540		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate		5		5	ns/V
						Outputs enabled
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C		SN54ABT540		SN74ABT540		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN		MAX
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5		2.5		2.5		V	
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3		3		3			
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2		2				
		I <sub>OH</sub> = -32 mA	2*				2		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55		V	
		I <sub>OL</sub> = 64 mA		0.55*		0.55			
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1		±1		±1	μA	
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V		50		50		50	μA	
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V		-50		-50		-50	μA	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V		±100				±100	μA	
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V		50		50		50	μA	
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0,	Outputs high	1	250		250		250	μA
		Outputs low	24	30		30		30	mA
		Outputs disabled	0.5	250		250		250	μA
ΔI <sub>CC</sub> §	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Data inputs							mA
		Outputs enabled		1.5		1.5		1.5	
		Outputs disabled		0.05		0.05		0.05	
	Control inputs		1.5		1.5		1.5		
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V		3					pF	
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V		8					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT540, SN74ABT540**  
**OCTAL BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS188A - FEBRUARY 1991 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT540		SN74ABT540		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A	Y	1	2.9	4.1	1		1	4.8	ns
$t_{PHL}$			1.6	3.1	4.3	1.6		1.6	4.8	
$t_{PZH}$	$\overline{OE}$	Y	1.2	3.4	4.9	1.2		1.2	5.9	ns
$t_{PZL}$			1.2	3	4.4	1.2		1.2	5.1	
$t_{PHZ}$	$\overline{OE}$	Y	3.1	5.3	6.5	3.1		3.1	7.3	ns
$t_{PLZ}$			2.5	4.4	5.7	2.5		2.5	6.2	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT540, SN74ABT540 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS188A – FEBRUARY 1991 – REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





# SN54ABT541, SN74ABT541 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS093D - JANUARY 1991 - JULY 1994

- State-of-the-Art *EPIC-II B*<sup>™</sup> BICMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs (-32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (N) and Ceramic (J) DIPS

## description

The 'ABT541 octal buffers and line drivers are ideal for driving bus lines or buffering memory address registers. The devices feature inputs and outputs on opposite sides of the package to facilitate printed-circuit-board layout.


The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( $\overline{OE1}$  or  $\overline{OE2}$ ) input is high, all eight outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT541 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT541 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT541 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT541 ... J OR W PACKAGE  
SN74ABT541 ... DB, DW, OR N PACKAGE  
(TOP VIEW)



SN54ABT541 ... FK PACKAGE  
(TOP VIEW)



FUNCTION TABLE

INPUTS			OUTPUT
$\overline{OE1}$	$\overline{OE2}$	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

EPIC-II B is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


# SN54ABT541, SN74ABT541 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS093D - JANUARY 1991 - JULY 1994

## logic symbol†



## logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT541 .....	96 mA
SN74ABT541 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.6 W
DW package .....	1.6 W
N package .....	1.3 W
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**SN54ABT541, SN74ABT541**  
**OCTAL BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**  
 SCBS093D – JANUARY 1991 – JULY 1994

**recommended operating conditions (see Note 3)**

		SN54ABT541		SN74ABT541		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		5	5	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT541		SN74ABT541		UNIT
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5			2.5	V
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3			3	
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2			
I <sub>OH</sub> = -32 mA		2*					2		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55			V
		I <sub>OL</sub> = 64 mA		0.55*			0.55		
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1		±1			±1	μA
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V		50		10			50	μA
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-50		-10		-50	μA
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high		50		50		50	μA
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-140	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		5	250		250	250	μA
		Outputs low		22	30		30	30	mA
		Outputs disabled		1	250		250	250	μA
ΔI <sub>CC</sub> §	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Outputs enabled		1.5		1.5		1.5	mA
		Outputs disabled		50		50		50	μA
		Control inputs		1.5		1.5		1.5	mA
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V		5						pF
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V		5						pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.


**SN54ABT541, SN74ABT541  
OCTAL BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS**

SCBS093D - JANUARY 1991 - JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT541		SN74ABT541		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A	Y	1	2.6	4.1	1	4.6	1	4.6	ns
$t_{PHL}$			1	2.9	4.2	1	4.7	1	4.6	
$t_{PZH}$	$\overline{OE}$	Y	1.1	3.1	4.8	1.1	5.4	1.1	5.3	ns
$t_{PZL}$			2.1	4.4	5.9	2.1	7	2.1	6.4	
$t_{PHZ}$	$\overline{OE}$	Y	2.1	5.1	6.6	2.1	7.5	2.1	7.1	ns
$t_{PLZ}$			1.7	4.7	6.2	1.7	6.7	1.7	6.7	

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES  
 INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES  
 LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN54ABT543, SN74ABT543 OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS157A - JANUARY 1991 - REVISED JULY 1994

- State-of-the-Art EPIC-II B™ BICMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs (-32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

## description

The 'ABT543 octal transceivers contain two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable ( $\overline{LEAB}$  or  $\overline{LEBA}$ ) and output-enable ( $\overline{OEAB}$  or  $\overline{OEBA}$ ) inputs are provided for each register to permit independent control in either direction of data flow.


The A-to-B enable ( $\overline{CEAB}$ ) input must be low in order to enter data from A or to output data from B. If  $\overline{CEAB}$  is low and  $\overline{LEAB}$  is low, the A-to-B latches are transparent; a subsequent low-to-high transition of  $\overline{LEAB}$  puts the A latches in the storage mode. With  $\overline{CEAB}$  and  $\overline{OEAB}$  both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$  inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT543 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT543 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT543 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT543...JT PACKAGE  
SN74ABT543...DB, DW, OR NT PACKAGE  
(TOP VIEW)



SN54ABT543...FK PACKAGE  
(TOP VIEW)



NC - No internal connection

EPIC-II B is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated



# SN54ABT543, SN74ABT543 OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS157A - JANUARY 1991 - REVISED JULY 1994


FUNCTION TABLE†

INPUTS				OUTPUT
CEAB	LEAB	OEAB	A	B
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B <sub>0</sub> ‡
L	L	L	L	L
L	L	L	H	H

† A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

‡ Output level before the indicated steady-state input conditions were established.

## logic symbol§




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for the DB, DW, JT, and NT packages.

# SN54ABT543, SN74ABT543 OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS157A—JANUARY 1991—REVISED JULY 1994

## logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, and NT packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT543 .....	96 mA
SN74ABT543 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.65 W
DW package .....	1.7 W
NT package .....	1.3 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

# SN54ABT543, SN74ABT543 OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS157A - JANUARY 1991 - REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT543		SN74ABT543		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		5	5	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT543		SN74ABT543		UNIT		
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX			
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V		
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		V		
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3		3				
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2					
		I <sub>OH</sub> = -32 mA	2*					2			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55			V		
		I <sub>OL</sub> = 64 mA		0.55*			0.55				
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND	Control inputs		±1		±1		±1	μA		
		A or B ports		±100		±100		±100			
I <sub>OZH</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			10§		10§		10§	μA		
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-10§		-10§		-10§	μA		
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA		
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high		50		50		50	μA		
I <sub>O</sub> ¶	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V			-50	-100	-180	-50	-180	mA		
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	A or B ports	Outputs high	1	250		250		250	μA	
			Outputs low		24	34§		34§		34§	mA
			Outputs disabled		0.5	250		250		250	μA
ΔI <sub>CC</sub> #	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			1.5		1.5		1.5	mA		
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V	Control inputs		4					pF		
C <sub>io</sub>	V <sub>O</sub> = 2.5 V or 0.5 V	A or B ports		7					pF		

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ This data sheet limit may vary among suppliers.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



# SN54ABT543, SN74ABT543 OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS157A - JANUARY 1991 - REVISED JULY 1994

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

			V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT543		SN74ABT543		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration, $\overline{LEAB}$ or $\overline{LEBA}$ low		3.5		3.5		3.5		ns
t <sub>su</sub>	Setup time	Data before $\overline{LEAB}$ or $\overline{LEBA}$ ↑	High	3.5	3.5	3.5			ns
			Low	3	3	3			
		Data before $\overline{CEAB}$ or $\overline{CEBA}$ ↑	High	3.5	3.5	3.5			
			Low	3	3	3			
t <sub>h</sub>	Hold time	Data after $\overline{LEAB}$ or $\overline{LEBA}$ ↑	1†		1†		1†		ns
		Data after $\overline{CEAB}$ or $\overline{CEBA}$ ↑	1†		1†		1†		

† This data sheet limit may vary among suppliers.

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT543		SN74ABT543		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	B or A	1.9	4.4	5.9	1.9		1.9	6.9	ns
t <sub>PHL</sub>			1.9	4.4	5.9	1.9		1.9	6.9	
t <sub>PLH</sub>	$\overline{LEBA}$ or $\overline{LEAB}$	A or B	1.6	4.1	5.6	1.6		1.6	6.6	ns
t <sub>PHL</sub>			2.1	4.6	6.1	2.1		2.1	7.1	
t <sub>PZH</sub>	$\overline{OEBA}$ or $\overline{OEAB}$	A or B	1.4	3.9	5.4	1.4		1.4	6.4	ns
t <sub>PZL</sub>			2.5	5	6.5	2.5		2.5	7.5	
t <sub>PHZ</sub>	$\overline{OEBA}$ or $\overline{OEAB}$	A or B	2.5†	5.9	7.4	2.5†		2.5†	8.4	ns
t <sub>PLZ</sub>			3	5.5	7	3		3	8	
t <sub>PZH</sub>	$\overline{CEBA}$ or $\overline{CEAB}$	A or B	1.4	3.9	5.4	1.4		1.4	6.4	ns
t <sub>PZL</sub>			2.5	5	6.5	2.5		2.5	7.5	
t <sub>PHZ</sub>	$\overline{CEBA}$ or $\overline{CEAB}$	A or B	3.2†	5.9	7.4	3.2†		3.2†	8.4	ns
t <sub>PLZ</sub>			3	5.5	7	3		3	8	

† This data sheet limit may vary among suppliers.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT543, SN74ABT543**  
**OCTAL REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS157A – JANUARY 1991 – REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

# SN54ABT573, SN74ABT573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS190A - JANUARY 1991 - REVISED JULY 1994

- State-of-the-Art EPIC-II<sup>TM</sup> BICMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

## description

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'ABT573 are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When the latch enable is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.


$\overline{OE}$  does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT573 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT573 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT573 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT573... J PACKAGE  
SN74ABT573... DB, DW, OR N PACKAGE  
(TOP VIEW)



SN54ABT573... FK PACKAGE  
(TOP VIEW)



EPIC-II<sup>TM</sup> is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


# SN54ABT573, SN74ABT573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS190A - JANUARY 1991 - REVISED JULY 1994

FUNCTION TABLE  
(each latch)


INPUTS			OUTPUT
$\overline{OE}$	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	$Q_0$
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT573	96 mA
SN74ABT573	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package	0.6 W
DW package	1.6 W
N package	1.3 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

# SN54ABT573, SN74ABT573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS190A – JANUARY 1991 – REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT573		SN74ABT573		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		5	5	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			SN54ABT573		SN74ABT573		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
$V_{IK}$	$V_{CC} = 4.5\text{ V}$ , $I_I = -18\text{ mA}$			-1.2		-1.2		-1.2	V	
$V_{OH}$	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -3\text{ mA}$		2.5		2.5		2.5		V	
	$V_{CC} = 5\text{ V}$ , $I_{OH} = -3\text{ mA}$		3		3		3			
	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -24\text{ mA}$		2		2				
		$I_{OH} = -32\text{ mA}$		2*				2		
$V_{OL}$	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 48\text{ mA}$		0.55		0.55			V	
		$I_{OL} = 64\text{ mA}$		0.55*			0.55			
$I_I$	$V_{CC} = 5.5\text{ V}$ , $V_I = V_{CC}$ or GND			$\pm 1$		$\pm 1$		$\pm 1$	$\mu\text{A}$	
$I_{OZH}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.7\text{ V}$			50		10		50	$\mu\text{A}$	
$I_{OZL}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 0.5\text{ V}$			-50		-10		-50	$\mu\text{A}$	
$I_{off}$	$V_{CC} = 0$ , $V_I$ or $V_O \leq 4.5\text{ V}$			$\pm 100$				$\pm 100$	$\mu\text{A}$	
$I_{CEX}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 5.5\text{ V}$	Outputs high		50		50		50	$\mu\text{A}$	
$I_{O}^\ddagger$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.5\text{ V}$			-50	-100	-180		-50	-180	mA
$I_{CC}$	$V_{CC} = 5.5\text{ V}$ , $I_O = 0$ , $V_I = V_{CC}$ or GND	Outputs high		1	250		250		250	$\mu\text{A}$
		Outputs low		24	30		30		30	mA
		Outputs disabled		0.5	250		250		250	$\mu\text{A}$
$\Delta I_{CC}^\S$	$V_{CC} = 5.5\text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}$ or GND			1.5		1.5		1.5	mA	
$C_i$	$V_I = 2.5\text{ V}$ or $0.5\text{ V}$			3					pF	
$C_o$	$V_O = 2.5\text{ V}$ or $0.5\text{ V}$			6					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at  $V_{CC} = 5\text{ V}$ .

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.



**SN54ABT573, SN74ABT573**  
**OCTAL TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS190A – JANUARY 1991 – REVISED JULY 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT573		SN74ABT573		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration, LE high	3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before LE↓	High	1.9	2.5		1.9		ns
		Low	1.5	2.5		1.5		
t <sub>h</sub>	Hold time, data after LE↓	1		2.5		1		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT573		SN74ABT573		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	D	Q	1.9	3.2	5.4	1.4	6.4	1.9	5.9	ns
t <sub>PHL</sub>			2.2	4.2	5.7	1.6	6.7	2.2	6.2	
t <sub>PLH</sub>	LE	Q	2.2	4	6.1	2	7.1	2.2	6.6	ns
t <sub>PHL</sub>			3.2	5.2	6.7	2.8	7.5	3.2	7.2	
t <sub>PZH</sub>	OE	Q	1.2	3.2	4.7	0.8	6.2	1.2	5.2	ns
t <sub>PZL</sub>			2.7	4.7	6.2	2	7.2	2.7	6.7	
t <sub>PHZ</sub>	OE	Q	2.5	4.9	6.4	2.2	7.7	2.5	6.9	ns
t <sub>PLZ</sub>			2	4.2	6	1.4	7	2	6.5	



# SN54ABT573, SN74ABT573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS


SCBS190A - JANUARY 1991 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN54ABT574, SN74ABT574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS191A – JANUARY 1991 – REVISED JULY 1994

- State-of-the-Art EPIC-II<sup>TM</sup> BICMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

## description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the 'ABT574 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.


$\overline{OE}$  does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT574 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT574 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT574 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT574 ... J PACKAGE  
SN74ABT574 ... DB, DW, OR N PACKAGE  
(TOP VIEW)



SN54ABT574 ... FK PACKAGE  
(TOP VIEW)



EPIC-II<sup>TM</sup> is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 TEXAS  
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


# SN54ABT574, SN74ABT574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS191A - JANUARY 1991 - REVISED JULY 1994

FUNCTION TABLE  
(each flip-flop)


INPUTS			OUTPUT
$\overline{OE}$	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	H or L	X	$Q_0$
H	X	X	Z

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT574	96 mA
SN74ABT574	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package	0.6 W
DW package	1.6 W
N package	1.3 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

# SN54ABT574, SN74ABT574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS191A - JANUARY 1991 - REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT574		SN74ABT574		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		5	5	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT574		SN74ABT574		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5			2.5	V	
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3			3		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				
		I <sub>OH</sub> = -32 mA	2*					2		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55			V	
		I <sub>OL</sub> = 64 mA		0.55*			0.55			
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μA	
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			50		10		50	μA	
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-50		-10		-50	μA	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100		±500		±100	μA	
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high		50		50		50	μA	
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180		-50	-180	-50	-180	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		1	250		250		250	μA
		Outputs low		24	30		30		30	mA
		Outputs disabled		0.5	250		250		250	μA
ΔI <sub>CC</sub> §	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			1.5		1.5		1.5	mA	
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V			3					pF	
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V			8					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



**SN54ABT574, SN74ABT574**  
**OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS191A - JANUARY 1991 - REVISED JULY 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT574		SN74ABT574		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
f <sub>clock</sub>	Clock frequency	150		150		150		MHz	
t <sub>w</sub>	Pulse duration, CLK high or low	3.3		3.3		3.3		ns	
t <sub>su</sub>	Setup time, data before CLK↑	High		1		1		ns	
		Low		1.5		1.5			
t <sub>h</sub>	Hold time, data after CLK↑	High or low		1.5†		2		1.5†	ns

† This data sheet limit may vary among suppliers.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT574		SN74ABT574		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			150	200		150		150		MHz
t <sub>PLH</sub>	CLK	Q	2.2	3.9	6.2	2.2	7	2.2	6.8	ns
t <sub>PHL</sub>			3	4.8	6.6	3	7.4	3	7.1	
t <sub>PZH</sub>	OE	Q	1	3.3	4.3	1	5.8	1	5.1	ns
t <sub>PZL</sub>			2.5	4.7	5.9	2.5	7.2	2.5	6.7	
t <sub>PHZ</sub>	OE	Q	2.4	4.9	6.2	2.4	7.2	2.4	7	ns
t <sub>PLZ</sub>			2	4	5.8	2	6.7	2	6.5	




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT574, SN74ABT574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS


SCBS191A - JANUARY 1991 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





# SN54ABT620, SN74ABT620 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS113B - FEBRUARY 1991 - REVISED JULY 1994

- State-of-the-Art EPIC-II B™ BICMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs (-32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

## description

These octal bus transceivers are designed for asynchronous communication between data buses. The control function implementation allows for maximum flexibility in timing. The 'ABT620 provides inverted data at its outputs.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the output-enable (OEAB and  $\overline{\text{OEBA}}$ ) inputs.


The output-enable inputs can be used to disable the device so that the buses are effectively isolated. The dual-enable configuration gives the transceivers the capability of storing data by simultaneously enabling OEAB and  $\overline{\text{OEBA}}$ . When both OEAB and  $\overline{\text{OEBA}}$  are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states. In this way, each output reinforces its input in this configuration.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OEBA}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.


The SN74ABT620 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT620 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT620 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT620 ... J PACKAGE  
SN74ABT620 ... DB, DW, OR N PACKAGE  
(TOP VIEW)



SN54ABT620 ... FK PACKAGE  
(TOP VIEW)



EPIC-II B is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA Information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated


# SN54ABT620, SN74ABT620 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS113B - FEBRUARY 1991 - REVISED JULY 1994

FUNCTION TABLE


INPUTS		OPERATION
OEBA	OEAB	
L	L	$\bar{B}$ data to A bus
L	H	$\bar{B}$ data to A bus, $\bar{A}$ data to B bus
H	L	Isolation
H	H	$\bar{A}$ data to B bus

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT620 .....	96 mA
SN74ABT620 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.6 W
DW package .....	1.6 W
N package .....	1.3 W
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT620, SN74ABT620 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS113B - FEBRUARY 1991 - REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT620		SN74ABT620		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		5	5	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			SN54ABT620		SN74ABT620		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
$V_{IK}$	$V_{CC} = 4.5\text{ V}$ , $I_I = -18\text{ mA}$			-1.2		-1.2		-1.2	V	
$V_{OH}$	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -3\text{ mA}$		2.5		2.5		2.5		V	
	$V_{CC} = 5\text{ V}$ , $I_{OH} = -3\text{ mA}$		3		3		3			
	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -24\text{ mA}$		2		2				
							2			
$V_{OL}$	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 48\text{ mA}$		0.55		0.55			V	
		$I_{OL} = 64\text{ mA}$		0.55*			0.55			
$I_I$	Control inputs	$V_{CC} = 5.5\text{ V}$ , $V_I = V_{CC}$ or GND		$\pm 1$		$\pm 1$		$\pm 1$	$\mu\text{A}$	
	A or B ports			$\pm 100$		$\pm 100$		$\pm 100$		
$I_{OZH}^\ddagger$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.7\text{ V}$			50		50		50	$\mu\text{A}$	
$I_{OZL}^\ddagger$	$V_{CC} = 5.5\text{ V}$ , $V_O = 0.5\text{ V}$			-50		-50		-50	$\mu\text{A}$	
$I_{off}$	$V_{CC} = 0$ , $V_I$ or $V_O \leq 4.5\text{ V}$			$\pm 100$				$\pm 100$	$\mu\text{A}$	
$I_{CEX}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 5.5\text{ V}$   Outputs high			50		50		50	$\mu\text{A}$	
$I_{OS}^\S$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.5\text{ V}$		-50	-100	-180	-50	-180	-50	-180	mA
$I_{CC}$	A or B ports	$V_{CC} = 5.5\text{ V}$ , $I_O = 0$ , $V_I = V_{CC}$ or GND	Outputs high		5	250		250	250	$\mu\text{A}$
			Outputs low		24	30		30	30	mA
			Outputs disabled		0.5	250		250	250	$\mu\text{A}$
$\Delta I_{CC}^\parallel$	Data inputs	$V_{CC} = 5.5\text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}$ or GND	Outputs enabled		1.5		1.5		1.5	mA
			Outputs disabled		0.05		0.05		0.05	
	Control inputs	$V_{CC} = 5.5\text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}$ or GND		1.5		1.5		1.5		
$C_i$	Control inputs	$V_I = 2.5\text{ V}$ or $0.5\text{ V}$		4					pF	
$C_{io}$	A or B ports	$V_O = 2.5\text{ V}$ or $0.5\text{ V}$		7					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at  $V_{CC} = 5\text{ V}$ .

‡ The parameters  $I_{OZH}$  and  $I_{OZL}$  include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT620, SN74ABT620  
OCTAL BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS**

SCBS113B - FEBRUARY 1991 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT620		SN74ABT620		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	B or A	1	4.1	1		1	4.8	ns
t <sub>PHL</sub>			1	4.3	1		1	4.8	
t <sub>PZH</sub>	$\overline{OEBA}$	A	1.3	4.6	1.3		1.3	5.5	ns
t <sub>PZL</sub>			1	6.1	1		1	7.1	
t <sub>PHZ</sub>	$\overline{OEBA}$	A	2	6.3	2		2	7	ns
t <sub>PLZ</sub>			1.4	5.4	1.4		1.4	5.8	
t <sub>PZH</sub>	OEAB	B	1.6	6.2	1.6		1.6	6.8	ns
t <sub>PZL</sub>			2	5.9	2		2	6.4	
t <sub>PHZ</sub>	OEAB	B	1.2	5.6	1.2		1.2	6.5	ns
t <sub>PLZ</sub>			1.1	4.7	1.1		1.1	5.6	

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT620, SN74ABT620 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS113B - FEBRUARY 1991 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN54ABT623A, SN74ABT623 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS114B - FEBRUARY 1991 - REVISED JULY 1994

- State-of-the-Art EPIC-II B™ BICMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs (-32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

## description

The SN54ABT623A and SN74ABT623 bus transceivers are designed for asynchronous communication between data buses. The control function implementation allows for maximum flexibility in timing. The SN54ABT623A and SN74ABT623 provide true data at their outputs.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the output-enable (OEAB and  $\overline{\text{OEBA}}$ ) inputs.


The output-enable inputs can be used to disable the device so that the buses are effectively isolated. The dual-enable configuration gives the transceivers the capability of storing data by simultaneously enabling OEAB and  $\overline{\text{OEBA}}$ . Each output reinforces its input in this configuration. When both OEAB and  $\overline{\text{OEBA}}$  are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OEBA}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.


The SN74ABT623 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT623A is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT623 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT623A . . . J PACKAGE  
SN74ABT623 . . . DB, DW, OR N PACKAGE  
(TOP VIEW)



SN54ABT623A . . . FK PACKAGE  
(TOP VIEW)



EPIC-II B is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated




# SN54ABT623A, SN74ABT623 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS114B – FEBRUARY 1991 – REVISED JULY 1994


FUNCTION TABLE

INPUTS		OPERATION
OEBA	OEAB	
L	L	B data to A bus
L	H	B data to A bus, A data to B bus
H	L	Isolation
H	H	A data to B bus

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT623A	96 mA
SN74ABT623	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package	0.6 W
DW package	1.6 W
N package	1.3 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT623A, SN74ABT623 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS114B - FEBRUARY 1991 - REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT623A		SN74ABT623		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		5	5	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT623A		SN74ABT623		UNIT		
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX			
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2			V		
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5		2.5		2.5		V		
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3		3		3				
	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -24 mA I <sub>OH</sub> = -32 mA		2		2		2				
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 48 mA I <sub>OL</sub> = 64 mA			0.55		0.55			V		
				0.55*			0.55				
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1		±1		±1	μA		
	A or B ports			±100		±100		±100			
I <sub>OZH</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			50		50			μA		
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-50		-50			μA		
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA		
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high		50		50		50	μA		
I <sub>O</sub> §	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V		-50	-100	-180	-50	-180	-50	-180	mA	
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		5	250		250		250	μA
			Outputs low		22	30		30		30	mA
			Outputs disabled		1	250		250		250	μA
ΔI <sub>CC</sub> ¶	Data inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Outputs enabled		1.5		1.5		1.5	mA	
	Control inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Outputs disabled		0.05		0.05		0.05		
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			4					pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			7					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT623A, SN74ABT623**  
**OCTAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS114B – FEBRUARY 1991 – REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT623A		SN74ABT623		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A	1	2.6	4.1	1	4	1	4.6	ns
$t_{PHL}$			1	2.6	4.2	0.8	4.1	1	4.6	
$t_{PZH}$	$\overline{OEBA}$	A	1.7	3.4	6.5	1.2	5.4	1.7	7.5	ns
$t_{PZL}$			1.7	3.8	6.5	1.5	6.8	1.7	7.5	
$t_{PHZ}$	$\overline{OEBA}$	A	1.7	4.2	6.5	1.7	7.1	1.7	7.5	ns
$t_{PLZ}$			1.7	4.7	6.5	1.5	7.1	1.7	7.5	
$t_{PZH}$	OEAB	B	1.7	4.8	6.5	1.2	6.8	1.7	7.5	ns
$t_{PZL}$			1.7	4	6.5	1.7	6.5	1.7	7.5	
$t_{PHZ}$	OEAB	B	1.7	3.9	6.5	1.5	6.8	1.7	7.5	ns
$t_{PLZ}$			1.7	3.2	6.5	1.3	5.8	1.7	7.5	




PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES  
 INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES  
 LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN54ABT640, SN74ABT640 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS104B - FEBRUARY 1991 - REVISED JULY 1994

- State-of-the-Art EPIC-II B™ BICMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs (-32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

## description

The 'ABT640 bus transceivers are designed for asynchronous communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT640 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT640 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT640 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .


FUNCTION TABLE

INPUTS		OPERATION
$\overline{OE}$	DIR	
L	L	$\overline{B}$ data to A bus
L	H	$\overline{A}$ data to B bus
H	X	Isolation

SN54ABT640 . . . J PACKAGE  
SN74ABT640 . . . DB, DW, OR N PACKAGE  
(TOP VIEW)



SN54ABT640 . . . FK PACKAGE  
(TOP VIEW)



EPIC-II B is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

# SN54ABT640, SN74ABT640 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS104B - FEBRUARY 1991 - REVISED JULY 1994

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT640 .....	96 mA
SN74ABT640 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.6 W
DW package .....	1.6 W
N package .....	1.3 W
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

# SN54ABT640, SN74ABT640 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS104B – FEBRUARY 1991 – REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT640		SN74ABT640		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		5	5	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT640		SN74ABT640		UNIT	
		MIN	TYPT	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		V	
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3		3			
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				
I <sub>OH</sub> = -32 mA		2*					2			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55			V	
		I <sub>OL</sub> = 64 mA		0.55*			0.55			
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND	Control inputs		±1			±1		μA	
		A or B ports		±100		±100		±100		
I <sub>OZH</sub> †	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			50		50		50	μA	
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-50		-50		-50	μA	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA	
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high		50		50		50	μA	
I <sub>O</sub> §	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180		-50	-180	-50	-180	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	A or B ports	Outputs high	5	250		250		250	μA
			Outputs low	24	30		30		30	mA
			Outputs disabled	0.5	250		250		250	μA
ΔI <sub>CC</sub> ¶	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Data inputs	Outputs enabled	1.5		1.5		1.5	mA	
			Outputs disabled	0.05		0.05		0.05		
		Control inputs		1.5		1.5		1.5		
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V	Control inputs		4					pF	
C <sub>io</sub>	V <sub>O</sub> = 2.5 V or 0.5 V	A or B ports		7					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



**SN54ABT640, SN74ABT640**  
**OCTAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS104B - FEBRUARY 1991 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT640		SN74ABT640		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A	1	2.7	4.2	1	5	1	4.9	ns
$t_{PHL}$			1.5	2.7	4.3	1.5	5	1.5	4.9	
$t_{PZH}$	$\overline{OE}$	A or B	1.5	3.7	4.9	1.5	6.9	1.5	5.8	ns
$t_{PZL}$			1.3	5	5.9	2.5	7.4	1.3	7.3	
$t_{PHZ}$	$\overline{OE}$	A or B	2.5	4.1	6.5	2.5	6.9	2.5	6.8	ns
$t_{PLZ}$			2	3.3	5.3	2	5.6	2	5.5	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT640, SN74ABT640 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS104B - FEBRUARY 1991 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN54ABT646, SN74ABT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS068E - JULY 1991 - REVISED JULY 1994

- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

## description

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT646.

Output-enable ( $\overline{OE}$ ) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus will receive data when  $\overline{OE}$  is low. In the isolation mode ( $\overline{OE}$  high), A data may be stored in one register and/or B data may be stored in the other register.


When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT646 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT646 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT646 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT646 ... JT PACKAGE  
SN74ABT646 ... DB, DW, NT, OR PW PACKAGE  
(TOP VIEW)



SN54ABT646 ... FK PACKAGE  
(TOP VIEW)



NC - No internal connection

EPIC-IIB is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

**SN54ABT646, SN74ABT646**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS068E – JULY 1991 – REVISED JULY 1994



**Figure 1. Bus-Management Functions**

Pin numbers shown are for DB, DW, JT, NT, and PW packages.

# SN54ABT646, SN74ABT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS


SCBS068E - JULY 1991 - REVISED JULY 1994

**FUNCTION TABLE**

INPUTS						DATA I/Os		OPERATION OR FUNCTION
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
X	X	↑	X	X	X	Input	Unspecified†	Store A, B unspecified†
X	X	X	↑	X	X	Unspecified†	Input	Store B, A unspecified†
H	X	↑	↑	X	X	Input	Input	Store A and B data
H	X	H or L	H or L	X	X	Input disabled	Input disabled	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
L	H	X	X	L	X	Input	Output	Real-time A data to B bus
L	H	H or L	X	H	X	Input	Output	Stored A data to B bus

† The data output functions may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.

### logic symbol‡




‡ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, NT, and PW packages.

# SN54ABT646, SN74ABT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS068E - JULY 1991 - REVISED JULY 1994

## logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, NT, and PW packages.

# SN54ABT646, SN74ABT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS068E - JULY 1991 - REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT646 .....	96 mA
SN74ABT646 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.65 W
DW package .....	1.7 W
NT package .....	1.3 W
PW package .....	0.7 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

	SN54ABT646		SN74ABT646		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$ High-level input voltage	2		2		V
$V_{IL}$ Low-level input voltage		0.8		0.8	V
$V_I$ Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$ High-level output current		-24		-32	mA
$I_{OL}$ Low-level output current		48		64	mA
$\Delta t/\Delta v$ Input transition rise or fall rate		5		5	ns/V
$T_A$ Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.



# SN54ABT646, SN74ABT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS068E - JULY 1991 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT646		SN74ABT646		UNIT
		MIN	TYPT†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5			2.5	V
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3			3	
	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -24 mA	2			2				
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 48 mA			0.55		0.55			V
		I <sub>OL</sub> = 64 mA		0.55*			0.55		
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND	Control inputs		±1		±1		±1	μA
		A or B ports		±100		±100		±100	
I <sub>OZH</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			10§		50		10§	μA
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-10§		-50		-10§	μA
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high		50		50		50	μA
I <sub>O</sub> ¶	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		250		250		250	μA
		Outputs low		30		30		30	mA
		Outputs disabled		250		250		250	μA
ΔI <sub>CC</sub> #	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			1.5		1.5		1.5	mA
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V	Control inputs		7					pF
C <sub>io</sub>	V <sub>O</sub> = 2.5 V or 0.5 V	A or B ports		12					pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ This data sheet limit may vary among suppliers.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT646		SN74ABT646		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	125	0	125	0	125	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	4		4		4		ns
t <sub>su</sub>	Setup time, A or B before CLKAB↑ or CLKBA↑	High	3.5		3.5		3.5	ns
		Low	3		3		3	
t <sub>h</sub>	Hold time, A or B after CLKAB↑ or CLKBA↑	0		0		0		ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT646, SN74ABT646**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS068E - JULY 1991 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT646		SN74ABT646		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			125					125		MHz
$t_{PLH}$	CLKBA or CLKAB	A or B	2.2	4	6.8			2.2	7.8	ns
$t_{PHL}$			1.7	4	7.4			1.7	8.4	
$t_{PLH}$	A or B	B or A	1.5	3	5.9			1.5	6.9	ns
$t_{PHL}$			1.5	3.3	5.9			1.5	6.9	
$t_{PLH}$	SAB or SBA†	B or A	1.5	4	6.1			1.5	7.1	ns
$t_{PHL}$			1.5	3.6	6.9			1.5	7.9	
$t_{PZH}$	$\overline{OE}$	A or B	1	4.3	5.3			1	6.3	ns
$t_{PZL}$			2.1	5.8	7.4			2.1	8.8	
$t_{PHZ}$	$\overline{OE}$	A or B	1.5	3.5	7.3			1.5	8.3	ns
$t_{PLZ}$			1.5	3	7			1.5	7.5	
$t_{PZH}$	DIR	A or B	1.2	4.5	5.7			1.2	6.7	ns
$t_{PZL}$			2.5	6.5	9			2.5	9.5	
$t_{PHZ}$	DIR	A or B	1.5	3.8	6.7			1.5	7.7	ns
$t_{PLZ}$			1.5	3.8	7.2			1.5	8.2	

† These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT646, SN74ABT646**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**


SCBS068E - JULY 1991 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open


**LOAD CIRCUIT FOR OUTPUTS**




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.  
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 2. Load Circuit and Voltage Waveforms**

# SN54ABT646A, SN74ABT646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS069E - JULY 1991 - REVISED JULY 1994

- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs (-32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

## description

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT646A.

Output-enable ( $\overline{OE}$ ) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus will receive data when  $\overline{OE}$  is low. In the isolation mode ( $\overline{OE}$  high), A data may be stored in one register and/or B data may be stored in the other register.


When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT646A is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT646A is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT646A is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT646A ... JT PACKAGE  
SN74ABT646A ... DB, DW, OR NT PACKAGE  
(TOP VIEW)



SN54ABT646A ... FK PACKAGE  
(TOP VIEW)



NC - No internal connection

EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


# SN54ABT646A, SN74ABT646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS069E - JULY 1991 - REVISED JULY 1994




21	3	1	23	2	22
$\overline{OE}$	DIR	CLKAB	CLKBA	SAB	SBA
L	L	X	X	X	L

**REAL-TIME TRANSFER  
BUS B TO BUS A**




21	3	1	23	2	22
$\overline{OE}$	DIR	CLKAB	CLKBA	SAB	SBA
L	H	X	X	L	X

**REAL-TIME TRANSFER  
BUS A TO BUS B**



21	3	1	23	2	22
$\overline{OE}$	DIR	CLKAB	CLKBA	SAB	SBA
X	X	↑	X	X	X
X	X	X	↑	X	X
H	X	↑	↑	X	X

**STORAGE FROM  
A, B, OR A AND B**



21	3	1	23	2	22
$\overline{OE}$	DIR	CLKAB	CLKBA	SAB	SBA
L	L	X	L	X	H
L	H	L	X	H	X

**TRANSFER STORED DATA  
TO A AND/OR B**

**Figure 1. Bus-Management Functions**

Pin numbers shown are for the DB, DW, JT, and NT packages.

# SN54ABT646A, SN74ABT646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS


SCBS069E - JULY 1991 - REVISED JULY 1994

**FUNCTION TABLE**

INPUTS						DATA I/Os		OPERATION OR FUNCTION
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
X	X	↑	X	X	X	Input	Unspecified†	Store A, B unspecified†
X	X	X	↑	X	X	Unspecified†	Input	Store B, A unspecified†
H	X	↑	↑	X	X	Input	Input	Store A and B data
H	X	H or L	H or L	X	X	Input disabled	Input disabled	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
L	H	X	X	L	X	Input	Output	Real-time A data to B bus
L	H	H or L	X	H	X	Input	Output	Stored A data to B bus

† The data output functions may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.

### logic symbol‡




‡ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and NT packages.

**SN54ABT646A, SN74ABT646A**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS069E - JULY 1991 - REVISED JULY 1994

**logic diagram (positive logic)**



Pin numbers shown are for the DB, DW, JT, and NT packages.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT646A, SN74ABT646A**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS069E - JULY 1991 - REVISED JULY 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT646A .....	96 mA
SN74ABT646A .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.65 W
DW package .....	1.7 W
NT package .....	1.3 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 3)**

		SN54ABT646A		SN74ABT646A		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		5		5	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.





# SN54ABT646A, SN74ABT646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS069E - JULY 1991 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT646A		SN74ABT646A		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5		2.5		2.5		V	
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3		3		3			
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA		2		2				
		I <sub>OH</sub> = -32 mA		2*				2		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55			V	
		I <sub>OL</sub> = 64 mA		0.55*			0.55			
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND	Control inputs		±1		±1		±1	μA	
		A or B ports		±100		±100		±100		
I <sub>OZH</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			10§		50§		10§	μA	
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-10§		-50§		-10§	μA	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA	
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high		50		50		50	μA	
I <sub>O</sub> ¶	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V		-50	-100	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND	I <sub>O</sub> = 0, Outputs high		250		250		250	μA	
		I <sub>O</sub> = 0, Outputs low		30		30		30	mA	
		I <sub>O</sub> = 0, Outputs disabled		250		250		250	μA	
ΔI <sub>CC</sub> #	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			1.5		1.5		1.5	mA	
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V	Control inputs		7					pF	
C <sub>io</sub>	V <sub>O</sub> = 2.5 V or 0.5 V	A or B ports		12					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ This data sheet limit may vary among suppliers.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)**

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT646A		SN74ABT646A		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	125	0	125	0	125	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	4		4		4		ns
t <sub>su</sub>	Setup time, A or B before CLKAB↑ or CLKBA↑	3		3.5		3		ns
t <sub>h</sub>	Hold time, A or B after CLKAB↑ or CLKBA↑	0		1.5		0		ns



**SN54ABT646A, SN74ABT646A**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS069E - JULY 1991 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT646A		SN74ABT646A		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			125			125		125		MHz
$t_{PLH}$	CLKBA or CLKAB	A or B	2.2	4	5.1	2.2	6.7	2.2	5.6	ns
$t_{PHL}$			1.7	4	5.1	1.2	6.7	1.7	5.6	
$t_{PLH}$	A or B	B or A	1.5	3	4.3	1.5	5	1.5	4.8	ns
$t_{PHL}$			1.5	3.3	4.6	1.5	5.6	1.5	5.4	
$t_{PLH}$	SAB or SBA†	B or A	1.5	4	5.1	1.5	7.8	1.5	6.5	ns
$t_{PHL}$			1.5	3.6	4.9	1.5	6.2	1.5	5.9	
$t_{PZH}$	$\overline{OE}$	A or B	1.5	4.3	5.3	1.5	7	1.5	6.3	ns
$t_{PZL}$			3	5.8	7.4	3	10.5	3	8.8	
$t_{PHZ}$	$\overline{OE}$	A or B	1.5	3.5	4.5	1	7.3	1.5	5	ns
$t_{PLZ}$			1.5	3	4	1.5	5.7	1.5	4.5	
$t_{PZH}$	DIR	A or B	1.5	4.5	5.7	1.5	7.3	1.5	6.7	ns
$t_{PZL}$			2.5	6.5	9	2.5	11	2.5	9.5	
$t_{PHZ}$	DIR	A or B	1.5	3.8	5	1	9	1.5	5.7	ns
$t_{PLZ}$			1.5	3.8	4.7	1.2	6.7	1.5	6	

† These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

# SN54ABT646A, SN74ABT646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS


SCBS069E – JULY 1991 – REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

# SN54ABT651, SN74ABT651 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS083C - JANUARY 1991 - REVISED JULY 1994

- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs (-32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Multiplexed Real-Time and Stored Data
- Inverting Data Paths
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

## description

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. The select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT651.


Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all the other data sources to the two sets of bus lines are at high impedance, each set remains at its last state.

To ensure the high-impedance state during power up or power down, OEBA should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver (B to A). OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver (A to B).


The SN74ABT651 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT651 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT651 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT651 ... JT PACKAGE  
SN74ABT651 ... DB, DW, OR NT PACKAGE  
(TOP VIEW)



SN54ABT651 ... FK PACKAGE  
(TOP VIEW)



NC - No internal connection

EPIC-IIB is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


# SN54ABT651, SN74ABT651 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS083C - JANUARY 1991 - REVISED JULY 1994




3	21	1	23	2	22
OEAB	$\overline{\text{OEAB}}$	CLKAB	CLKBA	SAB	SBA
L	L	X	X	X	L

REAL-TIME TRANSFER BUS B TO BUS A




3	21	1	23	2	22
OEAB	$\overline{\text{OEAB}}$	CLKAB	CLKBA	SAB	SBA
H	H	X	X	L	X

REAL-TIME TRANSFER BUS A TO BUS B



3	21	1	23	2	22
OEAB	$\overline{\text{OEAB}}$	CLKAB	CLKBA	SAB	SBA
X	H	↑	X	X	X
L	X	X	↑	X	X
L	H	↑	↑	X	X

STORAGE FROM A,B, OR A AND B



21	3	1	23	2	22
OEAB	$\overline{\text{OEAB}}$	CLKAB	CLKBA	SAB	SBA
H	L	Hor L	Hor L	H	H

TRANSFER STORED DATA TO A AND/OR B

Figure 1. Bus-Management Functions

Pin numbers shown are for the DB, DW, JT, and NT packages.

# SN54ABT651, SN74ABT651 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS083C - JANUARY 1991 - REVISED JULY 1994


FUNCTION TABLE

INPUTS						DATA I/O		OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
L	H	H or L	H or L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	H or L	X	X	Input	Unspecified†	Store A, hold B
H	H	↑	↑	X‡	X	Input	Output	Store A in both registers
L	X	H or L	↑	X	X	Unspecified†	Input	Hold A, store B
L	L	↑	↑	X	X‡	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time $\bar{B}$ data to A bus
L	L	X	H or L	X	H	Output	Input	Stored $\bar{B}$ data to A bus
H	H	X	X	L	X	Input	Output	Real-time $\bar{A}$ data to B bus
H	H	H or L	X	H	X	Input	Output	Stored $\bar{A}$ data to B bus
H	L	H or L	H or L	H	H	Output	Output	Stored $\bar{A}$ data to B bus and stored B data to A bus

† The data output functions may be enabled or disabled by various signals at the OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

‡ When select control is low, clocks can occur simultaneously so long as allowances are made for propagation delays from A to B (B to A) plus setup and hold times. When select control is high, clocks must be staggered in order to load both registers.

## logic symbols§




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the DB, DW, JT, and NT packages.

# SN54ABT651, SN74ABT651 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS083C - JANUARY 1991 - REVISED JULY 1994

## logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, and NT packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT651	96 mA
SN74ABT651	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package	0.65 W
DW package	1.7 W
NT package	1.3 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

# SN54ABT651, SN74ABT651 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS083C – JANUARY 1991 – REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT651		SN74ABT651		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate		5		5	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT651		SN74ABT651		UNIT	
		MIN	TYPT	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5		2.5		2.5		V	
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3		3		3			
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA		2		2				
I <sub>OH</sub> = -32 mA			2*				2			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55			V	
		I <sub>OL</sub> = 64 mA		0.55*			0.55			
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND	Control inputs		±1		±1		±1	μA	
		A or B ports		±100		±100		±100		
I <sub>OZH</sub> †	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V		50		50		50	μA		
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V		-50		-50		-50	μA		
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V		±100				±100	μA		
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high		50		50		50	μA	
I <sub>O</sub> §	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V		-50	-100	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0,	Outputs high		250		250		250	μA	
		Outputs low		30		30		30	mA	
		Outputs disabled		250		250		250	μA	
ΔI <sub>CC</sub> ¶	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			1.5		1.5		1.5	mA	
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V	Control inputs		6					pF	
C <sub>io</sub>	V <sub>O</sub> = 2.5 V or 0.5 V	A or B ports		7.5					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



# SN54ABT651, SN74ABT651 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS083C - JANUARY 1991 - REVISED JULY 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT651		SN74ABT651		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	125	0	125	0	125	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	4		4		4		ns
t <sub>su</sub>	Setup time, A or B before CLKAB↑ or CLKBA↑	3		3		3		ns
t <sub>h</sub>	Hold time, A or B after CLKAB↑ or CLKBA↑	0		0		0		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT651		SN74ABT651		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			125			125		125		MHz
t <sub>PLH</sub>	CLKBA or CLKAB	A or B	2.2	4	5.1	2.2	5.9	2.2	5.6	ns
t <sub>PHL</sub>			1.7	4	5.1	1.7	5.9	1.7	5.6	
t <sub>PLH</sub>	A or B	B or A	1.5	4	5.1	1.5	6.4	1.5	6.2	ns
t <sub>PHL</sub>			1.5	3.3	4.6	1.5	5.6	1.5	5.4	
t <sub>PLH</sub>	SAB or SBA†	A or B	1.5	4	5.1	1.5	6.8	1.5	6.5	ns
t <sub>PHL</sub>			1.5	3.6	4.9	1.5	6.2	1.5	5.9	
t <sub>PZH</sub>	OEBA	A	1.3	3.6	4.6	1.3	5.9	1.3	5.8	ns
t <sub>PZL</sub>			2.5	5.7	6.8	2.5	8.9	2.5	8.5	
t <sub>PHZ</sub>	OEBA	A	1.5	3.2	4.5	1.5	6.2	1.5	5	ns
t <sub>PLZ</sub>			1.5	3	3.8	1.5	4.3	1.5	4.1	
t <sub>PZH</sub>	OEAB	B	1.8	4.3	6.1	1.8	6.7	1.8	6.5	ns
t <sub>PZL</sub>			2.9	5.5	6.5	2.9	7.6	2.9	7.4	
t <sub>PHZ</sub>	OEAB	B	1.5	3.3	4.5	1.5	6.5	1.5	5.5	ns
t <sub>PLZ</sub>			1.5	3.4	4.4	1.5	5.2	1.5	5.1	

† These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT651, SN74ABT651 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS


SCBS083C - JANUARY 1991 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



# SN54ABT652, SN74ABT652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS070D - JULY 1991 - REVISED JULY 1994

- State-of-the-Art *EPIC-II B*™ BICMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs (-32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic Small-Outline ((DW)) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

## description

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.


Output-enable (OEAB and  $\overline{\text{OEBA}}$ ) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT652.

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and  $\overline{\text{OEBA}}$ . In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.


To ensure the high-impedance state during power up or power down,  $\overline{\text{OEBA}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver (B to A). OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver (A to B).

The SN74ABT652 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

SN54ABT652 . . . JT PACKAGE  
SN74ABT652 . . . DB, DW, OR NT PACKAGE  
(TOP VIEW)



SN54ABT652 . . . FK PACKAGE  
(TOP VIEW)



NC - No internal connection

EPIC-II B is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

**SN54ABT652, SN74ABT652**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS070D - JULY 1991 - REVISED JULY 1994

**description (continued)**

The SN54ABT652 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT652 is characterized for operation from -40°C to 85°C.

**FUNCTION TABLE**

INPUTS						DATA I/O†		OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
L	H	H or L	H or L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	H or L	X	X	Input	Unspecified‡	Store A, hold B
H	H	↑	↑	X‡	X	Input	Output	Store A in both registers
L	X	H or L	↑	X	X	Unspecified‡	Input	Hold A, store B
L	L	↑	↑	X	X‡	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
H	H	X	X	L	X	Input	Output	Real-time A data to B bus
H	H	H or L	X	H	X	Input	Output	Stored A data to B bus
H	L	H or L	H or L	H	H	Output	Output	Stored A data to B bus and stored B data to A bus


† The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.

‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered in order to load both registers.

# SN54ABT652, SN74ABT652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS070D - JULY 1991 - REVISED JULY 1994




**Figure 1. Bus-Management Functions**

Pin numbers shown are for the DB, DW, JT, and NT packages.

**SN54ABT652, SN74ABT652**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS070D - JULY 1991 - REVISED JULY 1994


**logic symbol†**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and NT packages.

SN54ABT652, SN74ABT652  
 OCTAL BUS TRANSCEIVERS AND REGISTERS  
 WITH 3-STATE OUTPUTS  
 SCBS070D - JULY 1991 - REVISED JULY 1994

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, and NT packages.



# SN54ABT652, SN74ABT652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS070D - JULY 1991 - REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT652	96 mA
SN74ABT652	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package	0.65 W
DW package	1.7 W
NT package	1.3 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

	SN54ABT652		SN74ABT652		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$ High-level input voltage	2		2		V
$V_{IL}$ Low-level input voltage		0.8		0.8	V
$V_I$ Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$ High-level output current		-24		-32	mA
$I_{OL}$ Low-level output current		48		64	mA
$\Delta t/\Delta v$ Input transition rise or fall rate		5		5	ns/V
$T_A$ Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT652, SN74ABT652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS070D – JULY 1991 – REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			SN54ABT652		SN74ABT652		UNIT
		MIN	TYPT†	MAX	MIN	MAX	MIN	MAX	
$V_{IK}$	$V_{CC} = 4.5\text{ V}$ , $I_I = -18\text{ mA}$			-1.2		-1.2		-1.2	V
$V_{OH}$	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -3\text{ mA}$			2.5		2.5		2.5	V
	$V_{CC} = 5\text{ V}$ , $I_{OH} = -3\text{ mA}$			3		3		3	
	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -24\text{ mA}$			2		2		
				$I_{OH} = -32\text{ mA}$				2	
$V_{OL}$	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 48\text{ mA}$			0.55		0.55		V
		$I_{OL} = 64\text{ mA}$			0.55*		0.55		
$I_I$	$V_{CC} = 5.5\text{ V}$ , $V_I = V_{CC}$ or GND	Control inputs			$\pm 1$		$\pm 1$		$\mu\text{A}$
		A or B ports			$\pm 100$		$\pm 100$		
$I_{OZH}^\ddagger$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.7\text{ V}$			50		50		50	$\mu\text{A}$
$I_{OZL}^\ddagger$	$V_{CC} = 5.5\text{ V}$ , $V_O = 0.5\text{ V}$			-50		-50		-50	$\mu\text{A}$
$I_{off}$	$V_{CC} = 0$ , $V_I$ or $V_O \leq 4.5\text{ V}$			$\pm 100$				$\pm 100$	$\mu\text{A}$
$I_{CEX}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 5.5\text{ V}$	Outputs high			50		50	50	$\mu\text{A}$
$I_{O5}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.5\text{ V}$			-50 -100 -180		-50 -180		-50 -180	$\text{mA}$
$I_{CC}$	$V_{CC} = 5.5\text{ V}$ , $V_I = V_{CC}$ or GND	$I_O = 0$	Outputs high		250		250	250	$\mu\text{A}$
			Outputs low		30		30	30	$\text{mA}$
			Outputs disabled		250		250	250	$\mu\text{A}$
$\Delta I_{CC}^\S$	$V_{CC} = 5.5\text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}$ or GND			1.5		1.5		1.5	$\text{mA}$
$C_i$	$V_I = 2.5\text{ V}$ or $0.5\text{ V}$	Control inputs		7					$\text{pF}$
$C_{iO}$	$V_O = 2.5\text{ V}$ or $0.5\text{ V}$	A or B ports		12					$\text{pF}$

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at  $V_{CC} = 5\text{ V}$ .

‡ The parameters  $I_{OZH}$  and  $I_{OZL}$  include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)**

		$V_{CC} = 5\text{ V}$ , $T_A = 25^\circ\text{C}$		SN54ABT652		SN74ABT652		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$f_{clock}$	Clock frequency	0	125	0	125	0	125	MHz
$t_w$	Pulse duration, CLK high or low	4				4		ns
$t_{su}$	Setup time, A or B before CLKAB $\uparrow$ or CLKBA $\uparrow$	3.5		3.5		3.5		ns
$t_h$	Hold time, A or B after CLKAB $\uparrow$ or CLKBA $\uparrow$	0		0		0		ns

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT652, SN74ABT652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS070D - JULY 1991 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT652		SN74ABT652		UNIT
			MIN	TYP	MIN	MIN	MAX	MIN	MAX	
$f_{max}$			125	200		125		125		MHz
$t_{PLH}$	CLK	B or A	2.2	5.3	6.8	2.2	8.2	2.2	7.8	ns
$t_{PHL}$			1.7	5.9	7.4	1.7	8.8	1.7	8.4	
$t_{PLH}$	A or B	B or A	1.5	4.4	5.7	1.5	7	1.5	6.7	ns
$t_{PHL}$			1.5	4.4	5.7	1.5		1.5	6.7	
$t_{PLH}$	$\overline{SAB}$ or $SBA^\dagger$	B or A	1.5	4.6	5.9	1.5	7.4	1.5	6.9	ns
$t_{PHL}$			1.5	5.4	6.7	1.5	8	1.5	7.7	
$t_{PZH}$	$\overline{OEBA}$	A	1.3	3.3	4.6	1.3	6	1.3	5.8	ns
$t_{PZL}$			2.5	4.5	6.8	2.5	8.9	2.5	8.5	
$t_{PHZ}$	$\overline{OEBA}$	A	1.5	6.2	7.7	1.5	8.3	1.5	8.2	ns
$t_{PLZ}$			1.5	5	6.3	1.5	7.1	1.5	6.8	
$t_{PZH}$	OEAB	B	1.8	3.8	6.1	1.8	6.9	1.8	6.5	ns
$t_{PZL}$			2.9	4.9	6.5	2.9	7.6	2.9	7.4	
$t_{PHZ}$	OEAB	B	1.5	4.5	5.7	1.5	7.1	1.5	6.9	ns
$t_{PLZ}$			1.5	4.1	5.3	1.5	6.6	1.5	6.2	

$\dagger$  These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT652, SN74ABT652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS070D - JULY 1991 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



# SN54ABT652A, SN74ABT652A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS072D - SEPTEMBER 1991 - REVISED JULY 1994

- State-of-the-Art *EPIC-II B*<sup>™</sup> BICMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs (-32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

## description

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.


Output-enable (OEAB and  $\overline{\text{OEBA}}$ ) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT652A.

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and  $\overline{\text{OEBA}}$ . In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.


To ensure the high-impedance state during power up or power down,  $\overline{\text{OEBA}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver (B to A). OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver (A to B).

The SN74ABT652A is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

SN54ABT652A . . . JT PACKAGE  
SN74ABT652A . . . DB, DW, OR NT PACKAGE  
(TOP VIEW)



SN54ABT652A . . . FK PACKAGE  
(TOP VIEW)



NC - No internal connection

EPIC-II B is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

**SN54ABT652A, SN74ABT652A  
OCTAL BUS TRANSCEIVERS AND REGISTERS  
WITH 3-STATE OUTPUTS**

SCBS072D – SEPTEMBER 1991 – REVISED JULY 1994

**description (continued)**

The SN54ABT652A is characterized for operation over the full military temperature range of –55°C to 125°C.  
The SN74ABT652A is characterized for operation from –40°C to 85°C.

**FUNCTION TABLE**

INPUTS						DATA I/O†		OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
L	H	H or L	H or L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	H or L	X	X	Input	Unspecified‡	Store A, hold B
H	H	↑	↑	X‡	X	Input	Output	Store A in both registers
L	X	H or L	↑	X	X	Unspecified‡	Input	Hold A, store B
L	L	↑	↑	X	X‡	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
H	H	X	X	L	X	Input	Output	Real-time A data to B bus
H	H	H or L	X	H	X	Input	Output	Stored A data to B bus
H	L	H or L	H or L	H	H	Output	Output	Stored A data to B bus and stored B data to A bus

† The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.

‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered in order to load both registers.



# SN54ABT652A, SN74ABT652A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS072D - SEPTEMBER 1991 - REVISED JULY 1994




Figure 1. Bus-Management Functions


Pin numbers shown are for the DB, DW, JT, and NT packages.



# SN54ABT652A, SN74ABT652A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS072D - SEPTEMBER 1991 - REVISED JULY 1994

## logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for the DB, DW, JT, and NT packages.

# SN54ABT652A, SN74ABT652A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS072D - SEPTEMBER 1991 - REVISED JULY 1994

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, and NT packages.

# SN54ABT652A, SN74ABT652A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS072D – SEPTEMBER 1991 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT652A .....	96 mA
SN74ABT652A .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.65 W
DW package .....	1.7 W
NT package .....	1.3 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

	SN54ABT652A		SN74ABT652A		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$ High-level input voltage	2		2		V
$V_{IL}$ Low-level input voltage		0.8		0.8	V
$V_I$ Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$ High-level output current		-24		-32	mA
$I_{OL}$ Low-level output current		48		64	mA
$\Delta t/\Delta v$ Input transition rise or fall rate		5		5	ns/V
$T_A$ Operating free-air temperature	-55	125	-40	85	$^\circ\text{C}$

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

# SN54ABT652A, SN74ABT652A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS072D - SEPTEMBER 1991 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT652A		SN74ABT652A		UNIT
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA		-1.2			-1.2		-1.2		V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5			2.5		2.5		V
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3			3		3		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				
		I <sub>OH</sub> = -32 mA	2*					2		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V		0.55			0.55				V
	I <sub>OL</sub> = 48 mA		0.55*					0.55		
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		Control inputs		±1			±1		μA
			A or B ports		±100			±100		
I <sub>OZH</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V		50			50		50		μA
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V		-50			-50		-50		μA
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V		±100					±100		μA
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V		Outputs high		50			50		μA
I <sub>O</sub> §	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V		-50	-100	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND		Outputs high		250			250		μA
			Outputs low		30			30		mA
			Outputs disabled		250			250		250
ΔI <sub>CC</sub> ¶	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND		1.5			1.5		1.5		mA
C <sub>I</sub>	V <sub>I</sub> = 2.5 V or 0.5 V		Control inputs		7					pF
C <sub>io</sub>	V <sub>O</sub> = 2.5 V or 0.5 V		A or B ports		12					pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)**

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT652A		SN74ABT652A		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	125	0	125	0	125	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	4		4		4		ns
t <sub>su</sub>	Setup time, A or B before CLKAB↑ or CLKBA↑	3		3.5		3		ns
t <sub>h</sub>	Hold time, A or B after CLKAB↑ or CLKBA↑	0		1.5		0		ns



# SN54ABT652A, SN74ABT652A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS072D - SEPTEMBER 1991 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 5 V, TA = 25°C			SN54ABT652A		SN74ABT652A		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			125	200		125		125		MHz
t <sub>PLH</sub>	CLK	B or A	2.2	4	5.1	1.7	5.9	2.2	5.6	ns
t <sub>PHL</sub>			1.7	4	5.1	1.7	5.9	1.7	5.6	
t <sub>PLH</sub>	A or B	B or A	1.5	3	4.3	1	5	1.5	4.8	ns
t <sub>PHL</sub>			1.5	3.3	4.6	1	5.6	1.5	5.4	
t <sub>PLH</sub>	SAB or SBA†	B or A	1.5	4	5.1	1.5	6.8	1.5	6.5	ns
t <sub>PHL</sub>			1.5	3.6	4.9	1.5	6.2	1.5	5.9	
t <sub>PZH</sub>	$\overline{OEBA}$	A	2	3.6	4.6	2	6.8	2	5.8	ns
t <sub>PZL</sub>			3	5.7	6.8	3	9.2	3	8.5	
t <sub>PHZ</sub>	$\overline{OEBA}$	A	1.5	3.2	4.5	1	7.5	1.5	5	ns
t <sub>PLZ</sub>			1.5	3	3.8	1	4.6	1.5	4.1	
t <sub>PHZ</sub>	OEAB	B	2	4.3	6.1	2	7.8	2	6.5	ns
t <sub>PZL</sub>			3	5.5	6.5	3	8.9	3	7.4	
t <sub>PHZ</sub>	OEAB	B	1.5	3.3	4.5	1	8	1.5	5.5	ns
t <sub>PLZ</sub>			1.5	3.4	4.4	1.5	6.8	1.5	5.1	


† These parameters are measured with the internal output state of the storage register opposite to that of the bus input.



# SN54ABT652A, SN74ABT652A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS


SCBS072D – SEPTEMBER 1991 – REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



# SN54ABT657, SN74ABT657 OCTAL TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

SCBS192A - JANUARY 1991 - REVISED JULY 1994

- State-of-the-Art **EPIC-II B™** BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

## description

The 'ABT657 transceivers contain eight non-inverting buffers with parity generator/checker circuits and control signals. The transmit/receive (T/R) input determines the direction of data flow. When  $\overline{T/R}$  is high, data flows from the A port to the B port (transmit mode); when  $\overline{T/R}$  is low, data flows from the B port to the A port (receive mode). When the output-enable ( $\overline{OE}$ ) input is high, both the A and B ports are in the high-impedance state.

Odd or even parity is selected by a logic high or low level on the ODD/EVEN input. PARITY carries the parity bit value; it is an output from the parity generator/checker in the transmit mode and an input to the parity generator/checker in the receive mode.


In the transmit mode, after the A bus is polled to determine the number of high bits, PARITY is set to the logic level that maintains the parity sense selected by the level at the ODD/EVEN input. For example, if ODD/EVEN is low (even parity selected) and there are five high bits on the A bus, PARITY is set to the logic high level so that an even number of the nine total bits (eight A-bus bits plus parity bit) are high.

In the receive mode, after the B bus is polled to determine the number of high bits, the error ( $\overline{ERR}$ ) output logic level indicates whether or not the data to be received exhibits the correct parity sense. For example, if ODD/EVEN is high (odd parity selected), PARITY is high, and there are three high bits on the B bus,  $\overline{ERR}$  is low, indicating a parity error.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT657 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

SN54ABT657 . . . JT PACKAGE  
SN74ABT657 . . . DB, DW, OR NT PACKAGE  
(TOP VIEW)



SN54ABT657 . . . FK PACKAGE  
(TOP VIEW)



NC - No internal connection

EPIC-II B is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW



# SN54ABT657, SN74ABT657 OCTAL TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

SCBS192A - JANUARY 1991 - REVISED JULY 1994

## description (continued)


The SN54ABT657 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ABT657 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE

NUMBER OF A OR B INPUTS THAT ARE HIGH	INPUTS			INPUT/OUTPUT PARITY	OUTPUTS	
	OE	T/R	ODD/EVEN		ERR	OUTPUT MODE
0, 2, 4, 6, 8	L	H	H	H	Z	Transmit
	L	H	L	L	Z	Transmit
	L	L	H	H	H	Receive
	L	L	H	L	L	Receive
	L	L	L	H	L	Receive
	L	L	L	L	H	Receive
1, 3, 5, 7	L	H	H	L	Z	Transmit
	L	H	L	H	Z	Transmit
	L	L	H	H	L	Receive
	L	L	H	L	H	Receive
	L	L	L	H	H	Receive
	L	L	L	L	L	Receive
Don't care	H	X	X	Z	Z	Z

PRODUCT PREVIEW

## logic symbol




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and NT packages.

**SN54ABT657, SN74ABT657**  
**OCTAL TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS**  
**AND 3-STATE OUTPUTS**

SCBS192A - JANUARY, 1991 - REVISED JULY 1994

logic diagram (positive logic)



**PRODUCT PREVIEW**

Pin numbers shown are for the DB, DW, JT, and NT packages.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT657, SN74ABT657 OCTAL TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

SCBS192A - JANUARY 1991 - REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT657 .....	96 mA
SN74ABT657 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.65 W
DW package .....	1.7 W
NT package .....	1.3 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

	SN54ABT657		SN74ABT657		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$ High-level input voltage	2		2		V
$V_{IL}$ Low-level input voltage		0.8		0.8	V
$V_I$ Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$ High-level output current		-24		-32	mA
$I_{OL}$ Low-level output current		48		64	mA
$\Delta t/\Delta v$ Input transition rise or fall rate		5		5	ns/V
$T_A$ Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

PRODUCT PREVIEW



# SN54ABT657, SN74ABT657 OCTAL TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

SCBS192A - JANUARY 1991 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT657		SN74ABT657		UNIT
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		V
	V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA	3			3		3		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				
		I <sub>OH</sub> = -32 mA	2*					2		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55			0.55		V
		I <sub>OL</sub> = 64 mA			0.55*			0.55		
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND	Control inputs			±1			±1		μA
		A or B ports			±100			±100		
I <sub>OZH</sub> ‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50			50		μA
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-50			-50		μA
I <sub>off</sub>	V <sub>CC</sub> = 0,	V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100			±100		μA
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 5.5 V			50			50		μA
I <sub>O</sub> §	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND	I <sub>O</sub> = 0,	Outputs high			250		250		μA
			Outputs low			30		30		mA
			Outputs disabled			250		250		μA
ΔI <sub>CC</sub> ¶	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Data inputs	Outputs enabled			1		1.5		mA
			Outputs disabled			0.05		0.05		
		Control inputs			1.5		1.5		1.5	
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V	Control inputs								pF
C <sub>io</sub>	V <sub>O</sub> = 2.5 V or 0.5 V	A or B ports								pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW

**SN54ABT657, SN74ABT657**  
**OCTAL TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS**  
**AND 3-STATE OUTPUTS**

SCBS192A – JANUARY 1991 – REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 5 V, TA = 25°C			SN54ABT657		SN74ABT657		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	A or B	B or A	1.1	3.3	5	1.1		1.1	5.5	ns
tPHL			1.2	3	4.3	1.2		1.2	4.8	
tPLH	A	PARITY	2.6	6.5	8.7	2.6		2.6	10.1	ns
tPHL			3.2	7	9.1	3.2		3.2	10.6	
tPLH	ODD/EVEN	PARITY, $\overline{ERR}$	1.7	5	6.6	1.7		1.7	7.3	ns
tPHL			1.9	5	6.6	1.9		1.9	7.3	
tPLH	B	$\overline{ERR}$	5.3	9.2	11.7	5.3		5.3	13.8	ns
tPHL			5.2	9.6	12.1	5.2		5.2	14.5	
tPLH	PARITY	$\overline{ERR}$	2.8	6	7.6	2.8		2.8	9.4	ns
tPHL			3.5	6.4	8	3.5		3.5	9.4	
tpZH	$\overline{OE}$	A, B, PARITY, or $\overline{ERR}$	1.3	3.8	5.6	1.3		1.3	6.6	ns
tpZL			1.9	4.4	7	1.9		1.9	8.2	
tpHZ	$\overline{OE}$	A, B, PARITY, or $\overline{ERR}$	3.1	5.1	7	3.1		3.1	7.6	ns
tpLZ			3.4	5.4	7.6	3.4		3.4	8.1	


PRODUCT PREVIEW



# SN54ABT657, SN74ABT657 OCTAL TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

SCBS192A - JANUARY 1991 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

**PRODUCT PREVIEW**



# SN54ABT821, SN74ABT821 10-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS193A – FEBRUARY 1991 – REVISED JULY 1994

- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

## description

These 10-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The ten flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the ten outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.


$\overline{OE}$  does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT821 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT821 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT821 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT821 ... JT PACKAGE  
SN74ABT821 ... DB, DW, OR NT PACKAGE  
(TOP VIEW)



SN54ABT821 ... FK PACKAGE  
(TOP VIEW)



NC – No internal connection

EPIC-IIB is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated




**SN54ABT821, SN74ABT821**  
**10-BIT BUS-INTERFACE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS193A – FEBRUARY 1991 – REVISED JULY 1994

**FUNCTION TABLE**  
 (each flip-flop)


INPUTS			OUTPUT
$\overline{OE}$	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	Hor L	X	$Q_0$
H	X	X	Z

**logic symbol**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)**



Pin numbers shown are for the DB, DW, JT, and NT packages.

# SN54ABT821, SN74ABT821 10-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS193A – FEBRUARY 1991 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ .....	–0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	–0.5 V to 5.5 V
Current into any output in the low state, $I_{OL}$ : SN54ABT821 .....	96 mA
SN74ABT821 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	–18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.65 W
DW package .....	1.7 W
NT package .....	1.3 W
Storage temperature range .....	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT821		SN74ABT821		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		–24		–32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200		200	$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	–55	125	–40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

**SN54ABT821, SN74ABT821**  
**10-BIT BUS-INTERFACE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS193A – FEBRUARY 1991 – REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			SN54ABT821		SN74ABT821		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
$V_{IK}$	$V_{CC} = 4.5\text{ V}$ , $I_I = -18\text{ mA}$			-1.2		-1.2		-1.2	V	
$V_{OH}$	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -3\text{ mA}$			2.5		2.5		2.5	V	
	$V_{CC} = 5\text{ V}$ , $I_{OH} = -3\text{ mA}$			3		3		3		
	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -24\text{ mA}$			2		2			
$V_{OL}$	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 48\text{ mA}$				0.55		0.55	V	
		$I_{OL} = 64\text{ mA}$				0.55*		0.55		
$I_I$	$V_{CC} = 5.5\text{ V}$ , $V_I = V_{CC}$ or GND			$\pm 1$		$\pm 1$		$\pm 1$	$\mu\text{A}$	
$I_{OZPU}$	$V_{CC} = 0$ to $2.1\text{ V}$ , $V_O = 0.5$ to $2.7\text{ V}$ , $\overline{OE} = X$			$\pm 50$		$\pm 50$		$\pm 50$	$\mu\text{A}$	
$I_{OZPD}$	$V_{CC} = 2.1\text{ V}$ to $0$ , $V_O = 0.5$ to $2.7\text{ V}$ , $\overline{OE} = X$			$\pm 50$		$\pm 50$		$\pm 50$	$\mu\text{A}$	
$I_{OZH}$	$V_{CC} = 2.1\text{ V}$ to $5.5\text{ V}$ , $V_O = 2.7\text{ V}$ , $\overline{OE} \geq 2\text{ V}$			10		10		10	$\mu\text{A}$	
$I_{OZL}$	$V_{CC} = 2.1\text{ V}$ to $5.5\text{ V}$ , $V_O = 0.5\text{ V}$ , $\overline{OE} \geq 2\text{ V}$			-10		-10		-10	$\mu\text{A}$	
$I_{off}$	$V_{CC} = 0$ , $V_I$ or $V_O \leq 4.5\text{ V}$			$\pm 100$				$\pm 100$	$\mu\text{A}$	
$I_{CEX}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 5.5\text{ V}$   Outputs high			50		50		50	$\mu\text{A}$	
$I_{O^\ddagger}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.5\text{ V}$			-50 -140 -180		-50 -180		-50 -180	mA	
$I_{CC}$	$V_{CC} = 5.5\text{ V}$ , $V_I = V_{CC}$ or GND	$I_O = 0$ ,	Outputs high		1	250		250	250	$\mu\text{A}$
			Outputs low		24	38		38	38	mA
			Outputs disabled		0.5	250		250	250	$\mu\text{A}$
$\Delta I_{CC}^\S$	$V_{CC} = 5.5\text{ V}$ , One input at $3.4\text{ V}$ , Other inputs at $V_{CC}$ or GND			1.5		1.5		1.5	mA	
$C_i$	$V_I = 2.5\text{ V}$ or $0.5\text{ V}$			4					pF	
$C_o$	$V_O = 2.5\text{ V}$ or $0.5\text{ V}$			7					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at  $V_{CC} = 5\text{ V}$ .

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

		$V_{CC} = 5\text{ V}$ , $T_A = 25^\circ\text{C}$		SN54ABT821		SN74ABT821		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$f_{clock}$	Clock frequency	0	125	0	125	0	125	MHz
$t_w$	Pulse duration, CLK high or low	High	2.9	2.9	2.9	2.9		ns
		Low	3.8	3.8	3.8	3.8		
$t_{su}$	Setup time, data before CLK↑	2.1		2.1		2.1		ns
$t_h$	Hold time, data after CLK↑	1.3		1.3		1.3		ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



# SN54ABT821, SN74ABT821 10-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS193A – FEBRUARY 1991 – REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT821		SN74ABT821		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			125			125		125		MHz
$t_{PLH}$	CLK	Q	1.6†	4.1	5.6	1.6†	6.9	1.6†	6.2	ns
$t_{PHL}$			2.1†	4.6	6.2	2.1†	6.9	2.1†	6.7	
$t_{PZH}$	$\overline{OE}$	Q	1	3	4.5	1	6	1	5.3	ns
$t_{PZL}$			2.2	4.1	5.6	2.2	6.5	2.2	6.3	
$t_{PHZ}$	$\overline{OE}$	Q	2.7	4.7	6.2	2.7	7	2.7	6.7	ns
$t_{PLZ}$			1.7†	4.6	6.1	1.7†	7	1.7†	6.5	

† This data sheet limit may vary among suppliers.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT821, SN74ABT821**  
**10-BIT BUS-INTERFACE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**


SCBS193A – FEBRUARY 1991 – REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

# SN54ABT823, SN74ABT823 9-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS158C - JANUARY 1991 - REVISED JULY 1994

- State-of-the-Art *EPIC-II B™* BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Buffered Control Inputs to Reduce DC Loading Effects
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic (NT) and Ceramic (JT) DIPS

## description

These 9-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

With the clock-enable ( $\overline{\text{CLKEN}}$ ) input low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking  $\overline{\text{CLKEN}}$  high will disable the clock buffer, thus latching the outputs. The 'ABT823 has noninverting data (D) inputs. Taking the clear ( $\overline{\text{CLR}}$ ) input low causes the nine Q outputs to go low independently of the clock.


A buffered output-enable ( $\overline{\text{OE}}$ ) input can be used to place the nine outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

$\overline{\text{OE}}$  does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT823 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT823 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT823 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT823 . . . JT OR W PACKAGE  
SN74ABT823 . . . DB, DW, OR NT PACKAGE  
(TOP VIEW)



SN54ABT823 . . . FK PACKAGE  
(TOP VIEW)



NC - No internal connection

EPIC-II B is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


**SN54ABT823, SN74ABT823**  
**9-BIT BUS-INTERFACE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS158C - JANUARY 1991 - REVISED JULY 1994

**FUNCTION TABLE**  
 (each flip-flop)

INPUTS					OUTPUT
OE	CLR	CLKEN	CLK	D	Q
L	L	X	X	X	L
L	H	L	↑	H	H
L	H	L	↑	L	L
L	H	H	X	X	Q <sub>0</sub>
H	X	X	X	X	Z

**logic symbol†**




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, NT, and W packages.

**SN54ABT823, SN74ABT823**  
**9-BIT BUS-INTERFACE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS158C – JANUARY 1991 – REVISED JULY 1994

**logic diagram (positive logic)**



Pin numbers shown are for the DB, DW, JT, NT, and W packages.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT823 .....	96 mA
SN74ABT823 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.65 W
DW package .....	1.7 W
NT package .....	1.3 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



# SN54ABT823, SN74ABT823

## 9-BIT BUS-INTERFACE FLIP-FLOPS

### WITH 3-STATE OUTPUTS

SCBS158C - JANUARY 1991 - REVISED JULY 1994

#### recommended operating conditions (see Note 3)

		SN54ABT823		SN74ABT823		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate		5		5	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate	200		200		μs/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT823		SN74ABT823		UNIT
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5		2.5		2.5		V
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3		3		3		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA		2		2			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55			V
		I <sub>OL</sub> = 64 mA		0.55*		0.55			
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μA
I <sub>OZPU</sub>	V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$			±50		±50		±50	μA
I <sub>OZPD</sub>	V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$			±50		±50		±50	μA
I <sub>OZH</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, $\overline{OE} \geq 2$ V			10‡		10‡		10‡	μA
I <sub>OZL</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, $\overline{OE} \geq 2$ V			-10‡		-10‡		-10‡	μA
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high		50		50		50	μA
I <sub>O§</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-140	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0,	Outputs high		1	250	250	250	250	μA
		Outputs low		24	38	38	38	38	mA
		Outputs disabled		0.5	250	250	250	250	μA
ΔI <sub>CC¶</sub>	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			1.5		1.5		1.5	mA
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V			4					pF
C <sub>O</sub>	V <sub>O</sub> = 2.5 V or 0.5 V			7					pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ This data sheet limit may vary among suppliers.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



**SN54ABT823, SN74ABT823**  
**9-BIT BUS-INTERFACE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS158C - JANUARY 1991 - REVISED JULY 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		$V_{CC} = 5 V$ , $T_A = 25^\circ C$		SN54ABT823		SN74ABT823		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$f_{clock}$	Clock frequency	0	125	0	125	0	125	MHz
$t_w$	Pulse duration	$\overline{CLR}$ low	5.5	5.5	5.5	5.5	5.5	ns
		CLK high	2.9	2.9	2.9	2.9		
		CLK low	3.8	3.8	3.8	3.8		
$t_{su}$	Setup time before CLK $\uparrow$	$\overline{CLR}$ inactive	2.5	2.5	2.5	2.5	ns	
		Data	2.1	2.1	2.1	2.1		
		$\overline{CLKEN}$ high	2	2	2	2		
		$\overline{CLKEN}$ low	3.3	3.3	3.3	3.3		
$t_h$	Hold time after CLK $\uparrow$	Data	1.3	1.3	1.3	ns		
		$\overline{CLKEN}$ high	1	1	1			
		$\overline{CLKEN}$ low	2	2	2			

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 V$ , $T_A = 25^\circ C$			SN54ABT823		SN74ABT823		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			125	200		125		125		MHz
$t_{PLH}$	CLK	Q	2.1	4.3	5.9	2.1	8.1	2.1	6.8	ns
$t_{PHL}$			2.2	4.4	6.1	2.2	7	2.2	6.7	
$t_{PHL}$	$\overline{CLR}$	Q	2	4.1	6.3	2	7.3	2	7.1	ns
$t_{PZH}$	$\overline{OE}$	Q	1	3	4.7 $\dagger$	1	6.3	1	6 $\dagger$	ns
$t_{PZL}$			2.2	4.1	5.6	2.2	6.6	2.2	6.5 $\dagger$	
$t_{PHZ}$	$\overline{OE}$	Q	2.7	4.8	6.5 $\dagger$	2.7	7.7	2.7	7.5 $\dagger$	ns
$t_{PLZ}$			2.8	5	6.4	2.8	7.4	2.8	6.9	

$\dagger$  This data sheet limit may vary among suppliers.

**SN54ABT823, SN74ABT823**  
**9-BIT BUS-INTERFACE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**


SCBS158C - JANUARY 1991 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.


**Figure 1. Load Circuit and Voltage Waveforms**

# SN54ABT827, SN74ABT827 10-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS159B – JANUARY 1991 – REVISED JULY 1994

- State-of-the-Art EPIC-IIB™ BICMOS Design Significantly Reduces Power Dissipation
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs (–32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

SN54ABT827... JT PACKAGE  
SN74ABT827... DB, DW, OR NT PACKAGE  
(TOP VIEW)



## description

These 10-bit buffers or bus drivers provide a high-performance bus interface for wide data paths or buses carrying parity.


The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( $\overline{OE1}$  or  $\overline{OE2}$ ) input is high, all ten outputs are in the high-impedance state. The 'ABT827 provides true data at its outputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT827 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT827 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT827 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT827... FK PACKAGE  
(TOP VIEW)



NC – No internal connection

FUNCTION TABLE

INPUTS			OUTPUT
$\overline{OE1}$	$\overline{OE2}$	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

EPIC-IIB is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


# SN54ABT827, SN74ABT827 10-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS159B - JANUARY 1991 - REVISED JULY 1994

## logic symbol†



## logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the DB, DW, JT, and the NT packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT827 .....	96 mA
SN74ABT827 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.65 W
DW package .....	1.7 W
NT package .....	1.3 W
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



**SN54ABT827, SN74ABT827**  
**10-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS159B – JANUARY 1991 – REVISED JULY 1994

**recommended operating conditions (see Note 3)**

		SN54ABT827		SN74ABT827		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate		5		5	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate	200		200		μs/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT827		SN74ABT827		UNIT
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5			2.5	V
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3			3	
	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -24 mA	2			2				
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 48 mA			0.55		0.55			V
				0.55*				0.55	
I <sub>I</sub>	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μA
I <sub>OZPU</sub>	V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$			±50		±10		±50	μA
I <sub>OZPD</sub>	V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$			±50		±10		±50	μA
I <sub>OZH</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, $\overline{OE} \geq 2 V$			10‡		10		10‡	μA
I <sub>OZL</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, $\overline{OE} \geq 2 V$			-10‡		-10		-10‡	μA
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V, Outputs high			50		50		50	μA
I <sub>O§</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-140	-225‡	-50	-225‡	-50	-225‡	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		80	250		250	250	μA
		Outputs low		35	40‡		40‡	40‡	mA
		Outputs disabled		80	250		250	250	μA
ΔI <sub>CC</sub> ¶	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Outputs enabled		1.5		1.5		1.5	mA
		Outputs disabled		50		50		50	μA
		Control inputs		1.5		1.5		1.5	mA
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V			4					pF
C <sub>O</sub>	V <sub>O</sub> = 2.5 V or 0.5 V			8					pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ This data sheet limit may vary among suppliers.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT827, SN74ABT827**  
**10-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS159B - JANUARY 1991 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT827		SN74ABT827		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A	Y	1.1	2.6	4.4	1.1	4.9	1.1	4.8	ns
$t_{PHL}$			1.1	2.3	4.1	1.1	4.8	1.1	4.7	
$t_{PZH}$	$\overline{OE}$	Y	1†	3.2	5.1	1	6	1†	5.9	ns
$t_{PZL}$			1†	3.3	5.9	7.1	1†	6.9		
$t_{PHZ}$	$\overline{OE}$	Y	2	4.9	6.3	2	7	2	6.8	ns
$t_{PLZ}$			1.3†	4.2	6.6	1.3	7.9	1.3†	6.9	


† This data sheet limit may vary among suppliers.

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





# SN54ABT833, SN74ABT833 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS195A – FEBRUARY 1991 – REVISED JULY 1994

- State-of-the-Art **EPIC-II B™** BICMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs (–32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Parity Error Flag With Parity Generator/Checker
- Register for Storage of the Parity Error Flag
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

## description

The 'ABT833 8-bit to 9-bit parity transceivers are designed for communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the open-collector parity-error ( $\overline{ERR}$ ) output indicates whether or not an error in the B data has occurred. The output-enable ( $\overline{OE_A}$  and  $\overline{OE_B}$ ) inputs can be used to disable the device so that the buses are effectively isolated. The 'ABT833 provides true data at its outputs.


A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with the  $\overline{ERR}$  flag. The parity-error output is clocked into the register on the rising edge of the clock (CLK) input. The error flag register is cleared with a low pulse on the clear ( $\overline{CLR}$ ) input. When both  $\overline{OE_A}$  and  $\overline{OE_B}$  are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT833 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT833 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT833 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT833 . . . JT PACKAGE  
SN74ABT833 . . . DB, DW, OR NT PACKAGE  
(TOP VIEW)



SN54ABT833 . . . FK PACKAGE  
(TOP VIEW)



NC – No internal connection

EPIC-II B is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

# SN54ABT833, SN74ABT833 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS195A – FEBRUARY 1991 – REVISED JULY 1994

FUNCTION TABLE

INPUTS						OUTPUT AND I/O				FUNCTION
$\overline{OEB}$	$\overline{OEA}$	$\overline{CLR}$	CLK	Ai Σ OF H's	Bi† Σ OF H's	A	B	PARITY	ERR‡	
L	H	X	X	Odd Even	NA	NA	A	L H	NA	A data to B bus and generate parity
H	L	H	↑	NA	Odd Even	B	NA	NA	H L	B data to A bus and check parity
X	X	L	X	X	X	X	NA	NA	H	Check error flag register
H	H	H	No↑	X	X	Z	Z	Z	NC	Isolation§
		L	No↑	X					H	
		H	↑	Odd					H	
L	L	X	X	Even	NA	NA	A	H L	NA	A data to B bus and generate inverted parity
				Odd				L		


NA = not applicable, NC = no change, X = don't care

† Summation of high-level inputs includes PARITY along with Bi inputs.

‡ Output states shown assume the ERR output was previously high.

§ In this mode, the ERR output (when clocked) shows inverted parity of the A bus.

logic symbol¶




¶ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and NT packages.

PRODUCT PREVIEW

# SN54ABT833, SN74ABT833 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS195A - FEBRUARY 1991 - REVISED JULY 1994

## logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, and NT packages.

ERROR-FLAG FUNCTION TABLE

INPUTS		INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT $\overline{\text{ERR}}$	FUNCTION
$\overline{\text{CLR}}$	CLK	POINT P	$\overline{\text{ERR}}_{n-1}^\dagger$		
H	↑	H	H	H	Sample
H	↑	X	L	L	
H	↑	L	X	L	
L	X	X	X	H	Clear


† The state of the  $\overline{\text{ERR}}$  output before any changes at  $\overline{\text{CLR}}$ , CLK, or point P.

PRODUCT PREVIEW

# SN54ABT833, SN74ABT833 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS195A – FEBRUARY 1991 – REVISED JULY 1994

## error-flag waveforms



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT833 .....	96 mA
SN74ABT833 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.65 W
DW package .....	1.7 W
NT package .....	1.3 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

PRODUCT PREVIEW



# SN54ABT833, SN74ABT833 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS195A – FEBRUARY 1991 – REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT833		SN74ABT833		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
V <sub>OH</sub>	High-level output voltage	ERR		5.5		V
I <sub>OH</sub>	High-level output current	Except ERR		-24		mA
I <sub>OL</sub>	Low-level output current			48		mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		5		ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT833		SN74ABT833		UNIT		
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX			
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2				-1.2	V		
V <sub>OH</sub>	All outputs except ERR	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5			2.5	V		
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3			3			
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2					
			I <sub>OH</sub> = -32 mA	2*							2	
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA			0.55			0.55	V		
			I <sub>OL</sub> = 64 mA			0.55*			0.55			
I <sub>OH</sub>	ERR	V <sub>CC</sub> = 4.5 V, V <sub>OH</sub> = 5.5 V								μA		
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND				±1			±1	μA		
	A or B ports					±100			±100			
I <sub>IL</sub>	A or B ports	V <sub>CC</sub> = 0, V <sub>I</sub> = GND				-50			-50	μA		
I <sub>OZH</sub> ‡		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V				50			50	μA		
I <sub>OZL</sub> ‡		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V				-50			-50	μA		
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V				±100			±100	μA		
I <sub>CEX</sub>		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50			50	μA		
I <sub>O</sub> §		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA		
I <sub>CC</sub>		V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	A or B ports	Outputs high		1	250		250	250	μA	
				Outputs low		24	30		30		30	mA
				Outputs disabled		0.5	250		250		250	μA
ΔI <sub>CC</sub> ¶		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND				50			50	μA		
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V								pF		
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V								pF		

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW



# SN54ABT833, SN74ABT833 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS195A – FEBRUARY 1991 – REVISED JULY 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT833		SN74ABT833		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration	CLK high						ns
		CLK low	3		3		3	
		CLR low	3		3		3	
t <sub>su</sub>	Setup time before CLK↑	A port						ns
		CLR						
t <sub>h</sub>	Hold time after CLK↑	A port						ns


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT833		SN74ABT833		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	B or A							ns
t <sub>PHL</sub>									
t <sub>PZH</sub>	OE	A or B							ns
t <sub>PZL</sub>									
t <sub>PHZ</sub>	OE	A or B							ns
t <sub>PLZ</sub>									
t <sub>PLH</sub>	A or OE	PARITY							ns
t <sub>PHL</sub>									
t <sub>PLH</sub>	CLR	ERR		4.4			5.2		ns
t <sub>PHL</sub>	CLK		5.7			6.2			

PRODUCT PREVIEW




PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS

TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	7 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	Open


ERR	S1
t <sub>PHL</sub> (see Note E)	7 V
t <sub>PLH</sub> (see Note F)	7 V




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.  
 E. t<sub>PHL</sub> is measured at 1.5 V.  
 F. t<sub>PLH</sub> is measured at  $V_{OL} + 0.3$  V.

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW





# SN54ABT841, SN74ABT841 10-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS196A – FEBRUARY 1991 – REVISED JULY 1994

- State-of-the-Art EPIC-II<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs (–32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

## description

The 'ABT841 10-bit latches are designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The ten latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the ten outputs in either a normal logic state (high or low levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.


$\overline{OE}$  does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT841 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT841 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT841 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT841 ... JT PACKAGE  
SN74ABT841 ... DB, DW, OR NT PACKAGE  
(TOP VIEW)



SN54ABT841 ... FK PACKAGE  
(TOP VIEW)



NC – No internal connection

EPIC-II<sup>™</sup> is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


**SN54ABT841, SN74ABT841**  
**10-BIT BUS-INTERFACE D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS196A – FEBRUARY 1991 – REVISED JULY 1994

**FUNCTION TABLE**


INPUTS			OUTPUT
$\overline{OE}$	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	$Q_0$
H	X	X	Z

**logic symbol†**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)**



Pin numbers shown are for the DB, DW, JT, and NT packages.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT841, SN74ABT841 10-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS196A – FEBRUARY 1991 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	–0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	–0.5 V to 5.5 V
Current into any output in the low state, $I_{OL}$ : SN54ABT841 .....	96 mA
SN74ABT841 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	–18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.65 W
DW package .....	1.7 W
NT package .....	1.3 W
Storage temperature range .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the “recommended operating conditions” section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT841		SN74ABT841		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		–24		–32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		5		5	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200		200	$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	–55	125	–40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



# SN54ABT841, SN74ABT841

## 10-BIT BUS-INTERFACE D-TYPE LATCHES

### WITH 3-STATE OUTPUTS

SCBS196A - FEBRUARY 1991 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T <sub>A</sub> = 25°C			UNIT						
			MIN	TYP†	MAX		MIN	MAX	MIN	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2						V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -3 mA	2.5			2.5			2.5		V	
	V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA	3			3			3			
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2						
I <sub>OH</sub> = -32 mA		2*						2				
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55			0.55			V	
		I <sub>OL</sub> = 64 mA			0.55*			0.55				
I <sub>I</sub>	V <sub>CC</sub> = 0 to 5.5 V,	V <sub>I</sub> = V <sub>CC</sub> or GND			±1			±1		±1	μA	
I <sub>OZPU</sub>	V <sub>CC</sub> = 0 to 2.1 V,	V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$			±50			±50		±50	μA	
I <sub>OZPD</sub>	V <sub>CC</sub> = 2.1 V to 0,	V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$			±50			±50		±50	μA	
I <sub>OZH</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V,	V <sub>O</sub> = 2.7 V, $\overline{OE} \geq 2$ V			10			10		10	μA	
I <sub>OZL</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V,	V <sub>O</sub> = 0.5 V, $\overline{OE} \geq 2$ V			-10			-10		-10	μA	
I <sub>off</sub>	V <sub>CC</sub> = 0,	V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100					±100	μA	
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50			50		50	μA	
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-140	-180	-50	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high	1	250		250		250		250	μA	
		Outputs low	24	43§		43§		43§		43§	mA	
		Outputs disabled	0.5	250		250		250		250	μA	
ΔI <sub>CC</sub> ¶	V <sub>CC</sub> = 5.5 V, One input at 3.4 V Other inputs at V <sub>CC</sub> or GND	Outputs enabled			1.5			1.5		1.5	mA	
		Outputs disabled			250			250		250	μA	
		Control inputs			1.5			1.5		1.5	mA	
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V			4							pF	
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V			7							pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This data sheet limit may vary among suppliers.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT841		SN74ABT841		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration, LE high or low	3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before LE↓	High	2.5	2.5		2.5		ns
		Low	1.5			1.5		
t <sub>h</sub>	Hold time, data after LE↓	High	1.5	1.5		1.5		ns
		Low	1		1		1	

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT841, SN74ABT841**  
**10-BIT BUS-INTERFACE D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS196A - FEBRUARY 1991 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT841		SN74ABT841		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	D	Q	1†	4.1	5.5	1†	6.8	1†	6.7†	ns
$t_{PHL}$			1.5†	4	5.5	1.5†	6.3	1.5†	6.2	
$t_{PLH}$	LE	Q	1.6†	4.1	6.6†	1.6†	7.4	1.6†	7.2†	ns
$t_{PHL}$			2†	4.6	6.2	2†	6.8	2†	6.7	
$t_{PZH}$	$\overline{OE}$	Q	1	3	4.9†		5.8	1	5.7†	ns
$t_{PZL}$			2.2	4.1	5.7†	2.2	6.5	2.2	6.4†	
$t_{PHZ}$	$\overline{OE}$	Q	2†	4.7	6.2	2†	7.2	2†	7.1	ns
$t_{PLZ}$			1.5†	4.6	6.1	1.5†	6.6	1.5†	6.5	

† This data sheet limit may vary among suppliers.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT841, SN74ABT841 10-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS


SCBS196A - FEBRUARY 1991 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN54ABT843, SN74ABT843 9-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS197B - FEBRUARY 1991 - REVISED JULY 1994

- State-of-the-Art EPIC-II<sup>™</sup> BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

## description

The 'ABT843 9-bit latches are designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The nine latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the nine outputs in either a normal logic state (high or low levels) or a high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.


$\overline{OE}$  does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT843 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT843 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT843 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT843... JT PACKAGE  
SN74ABT843... DB, DW, OR NT PACKAGE  
(TOP VIEW)



SN54ABT843... FK PACKAGE  
(TOP VIEW)



NC - No internal connection

EPIC-II<sup>™</sup> is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated




**SN54ABT843, SN74ABT843**  
**9-BIT BUS-INTERFACE D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS197B - FEBRUARY 1991 - REVISED JULY 1994

**FUNCTION TABLE**

INPUTS					OUTPUT
PRE	CLR	OE	LE	D	Q
L	X	L	X	X	H
H	L	L	X	X	L
H	H	L	H	L	L
H	H	L	H	H	H
H	H	L	L	X	Q <sub>0</sub>
X	X	H	X	X	Z

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
 Pin numbers shown are for the DB, DW, JT, and NT packages.

**SN54ABT843, SN74ABT843**  
**9-BIT BUS-INTERFACE D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS197B - FEBRUARY 1991 - REVISED JULY 1994

**logic diagram (positive logic)**



Pin numbers shown are for the DB, DW, JT, and NT packages.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT843 .....	96 mA
SN74ABT843 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.65 W
DW package .....	1.7 W
NT package .....	1.3 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



# SN54ABT843, SN74ABT843 9-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS197B – FEBRUARY 1991 – REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT843		SN74ABT843		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate		5		5	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT843		SN74ABT843		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		V	
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3		3			
	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -24 mA I <sub>OH</sub> = -32 mA			2*			2			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 48 mA I <sub>OL</sub> = 64 mA				0.55				V	
				0.55*			0.55			
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μA	
I <sub>OZH</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			10		10		10	μA	
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-10		-10		-10	μA	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA	
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V, Outputs high			50		50		50	μA	
I <sub>O</sub> §	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-140	-180	-50	-180	-50	-180	mA	
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = Open, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		1	250		250		250	μA
		Outputs low		24	34		34		34	mA
		Outputs disabled		0.5	250		250		250	μA
ΔI <sub>CC</sub> ¶	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			1.5		1.5		1.5	mA	
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V			4					pF	
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V			7					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54ABT843, SN74ABT843**  
**9-BIT BUS-INTERFACE D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS197B - FEBRUARY 1991 - REVISED JULY 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 1 and 2)

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT843		SN74ABT843		UNIT
				MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration	CLR low	5.5	5.5	5.5	5.5	ns	
		PRE high	4.5	4.5	4.5			
		LE low	3.3	3.3	3.4			
t <sub>su</sub>	Setup time	Data before LE↓	Low	2.5	2.5	2.5	ns	
			High	3	3	3		
		PRE inactive	1.6	1.6	1.6			
		CLR inactive	2	2	2			
t <sub>h</sub>	Hold time, data after LE↓	High	1	1	1	ns		
		Low	1.5†	1.5†	1.5†			

† This data sheet limit may vary among suppliers.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT843		SN74ABT843		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	D	Q	1.2†	3.8	5.2	1.2†	7.8	1.2†	6.7†	ns
t <sub>PHL</sub>			1.5†	3.4	6.3	1.5†	7.3	1.5†	7.2	
t <sub>PLH</sub>	LE	Q	1.7†	4.4	5.6	1.7†	8.3	1.7†	7.2†	ns
t <sub>PHL</sub>			1.9†	4.1	6.3	1.9†	7.2	1.9†	6.9	
t <sub>PLH</sub>	PRE	Q	2.2	5	6.2	2.2	8	2.2	7.4	ns
t <sub>PHL</sub>			2.1†	4.1	6.5	2.1†	7.5	2.1†	7.2	
t <sub>PLH</sub>	CLR	Q	2†	4.4	6.3	2†	7.6	2†	7.1	ns
t <sub>PHL</sub>			1.9†	4.5	6.8	1.9†	8.1	1.9†	8	
t <sub>PZH</sub>	OE	Q	1	3.4	4.5†	1	5.9	1	5.7†	ns
t <sub>PZL</sub>			2	4.3	5.7†	2	6.6	2	6.5	
t <sub>PHZ</sub>	OE	Q	2.4†	4.9	6.2	2.4†	7	2.4†	6.8	ns
t <sub>PLZ</sub>			1.5†	4.2	6.3	1.5†	6.4	1.5†	5.9†	

† This data sheet limit may vary among suppliers.


PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54ABT843, SN74ABT843**  
**9-BIT BUS-INTERFACE D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS197B - FEBRUARY 1991 - REVISED JULY 1994

**recovery-time waveform**




**Figure 1.  $\overline{\text{CLR}}$  and  $\overline{\text{PRE}}$  Pulse Duration,  $\overline{\text{CLR}}$  and  $\overline{\text{PRE}}$  to Output Delay, and  $\overline{\text{CLR}}$  and  $\overline{\text{PRE}}$  to Latch-Enable Recovery Time**

# SN54ABT843, SN74ABT843 9-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS


SCBS197B - FEBRUARY 1991 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



# SN54ABT853, SN74ABT853 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS198A – FEBRUARY 1991 – REVISED JULY 1994

- State-of-the-Art *EPIC-II B™* BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 1$  V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs ( $-32$ -mA  $I_{OH}$ ,  $64$ -mA  $I_{OL}$ )
- Parity Error Flag With Parity Generator/Checker
- Latch for Storage of the Parity Error Flag
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

## description

The 'ABT853 8-bit to 9-bit parity transceivers are designed for communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the open-collector parity-error ( $\overline{\text{ERR}}$ ) output indicates whether or not an error in the B data has occurred. The output-enable ( $\overline{\text{OEA}}$  and  $\overline{\text{OEB}}$ ) inputs can be used to disable the device so that the buses are effectively isolated. The 'ABT853 transceivers provide true data at their outputs.


A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with the  $\overline{\text{ERR}}$  flag. The parity-error output can be passed, sampled, stored, or cleared from the latch using the latch-enable ( $\overline{\text{LE}}$ ) and clear ( $\overline{\text{CLR}}$ ) control inputs. When both  $\overline{\text{OEA}}$  and  $\overline{\text{OEB}}$  are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT853 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT853 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT853 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT853 ... JT PACKAGE  
SN74ABT853 ... DB, DW, OR NT PACKAGE  
(TOP VIEW)



SN54ABT853 ... FK PACKAGE  
(TOP VIEW)



NC – No internal connection

EPIC-II B is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW



# SN54ABT853, SN74ABT853 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS198A - FEBRUARY 1991 - REVISED JULY 1994

FUNCTION TABLE

INPUTS						OUTPUTS AND I/Os				FUNCTION
OEB	OEA	CLR	LE	Ai Σ OF H	Bi† Σ OF H	A	B	PARITY	ERR‡	
L	H	X	X	Odd Even	NA	NA	A	L H	NA	A data to B bus and generate parity
H	L	X	L	NA	Odd Even	B	NA	NA	H L	B data to A bus and check parity
H	L	H	H	NA	X	X	NA	NA	NC	Store error flag
X	X	L	H	X	X	X	NA	NA	H	Clear error flag register
H	H	X	H	H	X	Z	Z	Z	NC	Isolation§ (parity check)
			L	H	X				H	
			L	H Even	X				L	
L	L	X	X	Odd Even	NA	NA	A	H L	NA	A data to B bus and generate inverted parity

NA = not applicable, NC = no change, X = don't care


† Summation of high-level inputs includes PARITY along with Bi inputs.

‡ Output states shown assume the ERR output was previously high.

§ In this mode, the ERR output (when clocked) shows inverted parity of the A bus.

PRODUCT PREVIEW

logic symbol¶




¶ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and NT packages.

# SN54ABT853, SN74ABT853 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS198A – FEBRUARY 1991 – REVISED JULY 1994

## logic diagram (positive logic)



ERROR-FLAG FUNCTION TABLE

INPUTS		INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT ERR	FUNCTION
CLR	LE	POINT P	ERR <sub>n-1</sub> <sup>†</sup>		
L	L	L	X	L	Pass
		H	X	H	
H	L	L	L	L	Sample
		H	H	H	
L	H	X	X	H	Clear
H	H	X	L	L	Store
			H	H	


<sup>†</sup> The state of the ERR output before any changes at CLR, LE, or point P.

PRODUCT PREVIEW

# SN54ABT853, SN74ABT853 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS198A – FEBRUARY 1991 – REVISED JULY 1994

## error-flag waveforms



PRODUCT PREVIEW

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT853 .....	96 mA
SN74ABT853 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.65 W
DW package .....	1.7 W
NT package .....	1.3 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



# SN54ABT853, SN74ABT853 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS198A – FEBRUARY 1991 – REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT853		SN74ABT853		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage	0.8		0.8		V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
V <sub>OH</sub>	High-level output voltage	ERR		5.5		V
I <sub>OH</sub>	High-level output current	Except ERR		-24		mA
I <sub>OL</sub>	Low-level output current			48		mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		5		ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T <sub>A</sub> = 25°C		SN54ABT853		SN74ABT853		UNIT		
				MIN	TYP†	MAX	MIN	MAX	MIN		MAX	
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA		-1.2		-1.2		-1.2		V		
V <sub>OH</sub>	All outputs except ERR	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5		2.5		2.5		V		
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3		3		3				
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2		2						
I <sub>OH</sub> = -32 mA	2*				2							
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA	0.55		0.55				V		
			I <sub>OL</sub> = 64 mA	0.55*				0.55				
I <sub>OH</sub>	ERR	V <sub>CC</sub> = 4.5 V, V <sub>OH</sub> = 5.5 V								μA		
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1		±1		±1		μA		
	A or B ports			±100		±100		±100				
I <sub>IL</sub>	A or B ports	V <sub>CC</sub> = 0, V <sub>I</sub> = GND		-50		-50		-50		μA		
I <sub>OZH</sub> ‡		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V		50		50		50		μA		
I <sub>OZL</sub> ‡		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V		-50		-50		-50		μA		
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V		±100				±100		μA		
I <sub>CEX</sub>		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V		50		50		50		μA		
I <sub>O</sub> §		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V		-50	-100	-180	-50	-180	-50	-180	mA	
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND		Outputs high		1		250		250		μA
				Outputs low		24		30		30		mA
				Outputs disabled		0.5		250		250		250
ΔI <sub>CC</sub> ¶		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND		50		50		50		μA		
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V								pF		
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V								pF		

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW





# SN54ABT863, SN74ABT863 9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS201A – FEBRUARY 1991 – REVISED JULY 1994

- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs (–32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

## description

The 'ABT863 are 9-bit transceivers designed for asynchronous communication between data buses. The control function implementation allows for maximum flexibility in timing.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ) inputs.


The outputs are in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT863 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT863 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT863 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT863 ... JT PACKAGE  
SN74ABT863 ... DB, DW, OR NT PACKAGE  
(TOP VIEW)



SN54ABT863 ... FK PACKAGE  
(TOP VIEW)



NC – No internal connection

EPIC-IIB is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

2-221


# SN54ABT863, SN74ABT863 9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS201A - FEBRUARY 1991 - REVISED JULY 1994


FUNCTION TABLE

INPUTS				OPERATION
OEAB1	OEAB2	OEBA1	OEBA2	
L	L	L	L	Latch A and B
L	L	H	X	A to B
L	L	X	H	A to B
H	X	L	L	B to A
X	H	L	L	B to A
H	X	H	X	Isolation
H	X	X	H	
X	H	X	H	
X	H	H	X	

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for the DB, DW, JT, and NT packages.

# SN54ABT863, SN74ABT863 9-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS201A - FEBRUARY 1991 - REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT863 .....	96 mA
SN74ABT863 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.65 W
DW package .....	1.7 W
NT package .....	1.3 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT863		SN74ABT863		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		5	5	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	-55	125	-40	85	$^\circ\text{C}$

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.



**SN54ABT863, SN74ABT863**  
**9-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS201A – FEBRUARY 1991 – REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT863		SN74ABT863		UNIT	
				MIN	TYPT†	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA				-1.2		-1.2		-1.2	V	
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5			2.5		2.5		V	
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3			3		3			
		V <sub>CC</sub> = 4.5 V		I <sub>OH</sub> = -24 mA		2			2			
				I <sub>OH</sub> = -32 mA		2*						2
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V		I <sub>OL</sub> = 48 mA			0.55		0.55		V	
				I <sub>OL</sub> = 64 mA			0.55*			0.55		
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 0 to 5.5 V		V <sub>I</sub> = V <sub>CC</sub> or GND		±1		±1		±1		
	A or B ports	V <sub>CC</sub> = 2.1 V to 5.5 V				±20		±20		±20		
I <sub>OZPU</sub>		V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 to 2.7 V, OE = X				±50		±50		±50		
I <sub>OZPD</sub>		V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 to 2.7 V, OE = X				±50		±50		±50		
I <sub>OZH</sub> ‡		V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, OE ≥ 2 V				10		10		10		
I <sub>OZL</sub> ‡		V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, OE ≥ 2 V				-10		-10		-10		
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V				±100				±100		
I <sub>CEX</sub>		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V		Outputs high		50		50		50		
I <sub>O</sub> §		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V		-50	-100	-180	-50	-180	-50	-180	mA	
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND		Outputs high		1	250	250	250	250	μA	
				Outputs low		24	30	38	38	38	mA	
				Outputs disabled		0.5	250	250	250	250	μA	
ΔI <sub>CC</sub> ¶	Data inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND		Outputs enabled		1.5		1.5		1.5	mA	
				Outputs disabled		0.05		0.05		0.05		
	Control inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND				1.5		1.5		1.5		
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V				4					pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V				7					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

**SN54ABT863, SN74ABT863**  
**9-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS201A – FEBRUARY 1991 – REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT863		SN74ABT863		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A	1	2.6	4.1	1	7	1	5.7	ns
$t_{PHL}$			1	2.3	3.3	1	3.9	1	3.9	
$t_{PZH}$	$\overline{OEAB}$ or $\overline{OEBA}$	B or A	1	3.2	4.3	1	5.4	1	5.5	ns
$t_{PZL}$			1	3.3	4.4	1	5.5	1	5.4	
$t_{PHZ}$	$\overline{OEAB}$ or $\overline{OEBA}$	B or A	2.5	4.8	6	2.5	6.8	2.5	6.7	ns
$t_{PLZ}$			1.5	4.4	5.9	1.5	7.8	1.5	6.9	

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT863, SN74ABT863**  
**9-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS201A - FEBRUARY 1991 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

# SN54ABT2952A, SN74ABT2952A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS203A – AUGUST 1992 – REVISED JULY 1994

- State-of-the-Art *EPIC-II B™* BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Two 8-Bit Back-to-Back Registers Store Data Flowing in Both Directions
- Noninverting Outputs
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

## description


The 'ABT2952A transceivers consist of two 8-bit back-to-back registers that store data flowing in both directions between two bidirectional buses. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable ( $\overline{OEAB}$  or  $\overline{OEBA}$ ) input low accesses the data on either port.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT2952A is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT2952A is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT2952A is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT2952A ... JT PACKAGE  
SN74ABT2952A ... DB, DW, OR NT PACKAGE  
(TOP VIEW)



SN54ABT2952A ... FK PACKAGE  
(TOP VIEW)



NC – No internal connection

EPIC-II B is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

# SN54ABT2952A, SN74ABT2952A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS203A - AUGUST 1992 - REVISED JULY 1994


FUNCTION TABLE†

INPUTS				OUTPUT
CLKENAB	CLKAB	OEAB	A	B
H	X	L	X	$B_0^\ddagger$
X	H or L	L	X	$B_0^\ddagger$
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z

† A-to-B data flow is shown; B-to-A data flow is similar but uses  $\overline{\text{CLKENBA}}$ ,  $\text{CLKBA}$ , and  $\overline{\text{OEBA}}$ .

‡ Level of B before the indicated steady-state input conditions were established.

## logic symbols§




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and NT packages.

SN54ABT2952A, SN74ABT2952A  
 OCTAL BUS TRANSCEIVERS AND REGISTERS  
 WITH 3-STATE OUTPUTS

SCBS203A—AUGUST 1992—REVISED JULY 1994

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, and NT packages.

# SN54ABT2952A, SN74ABT2952A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS203A – AUGUST 1992 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT2952A .....	96 mA
SN74ABT2952A .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.65 W
DW package .....	1.7 W
NT package .....	1.3 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

	SN54ABT2952A		SN74ABT2952A		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$ High-level input voltage	2		2		V
$V_{IL}$ Low-level input voltage		0.8		0.8	V
$V_I$ Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$ High-level output current		-24		-32	mA
$I_{OL}$ Low-level output current		48		64	mA
$\Delta t/\Delta v$ Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$ Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

**SN54ABT2952A, SN74ABT2952A**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS203A - AUGUST 1992 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT2952A		SN74ABT2952A		UNIT
			MIN	TYPT	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2				-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -3 mA	2.5			2.5			2.5	V
	V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA	3			3			3	
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = -32 mA	2*						2	V
		I <sub>OL</sub> = 48 mA			0.55			0.55		
		I <sub>OL</sub> = 64 mA			0.55*			0.55		
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND	Control inputs			±1				±1	μA
		A or B ports			±100				±100	
I <sub>OZH</sub> †	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50				50	μA
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-50				-50	μA
I <sub>off</sub>	V <sub>CC</sub> = 0,	V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50				50	μA
I <sub>O</sub> §	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	A or B ports	Outputs high		1	250	250		250	μA
			Outputs low		24	35	35		35	mA
			Outputs disabled		0.5	250	250		250	μA
ΔI <sub>CC</sub> ¶	V <sub>CC</sub> = 5.5 V,	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			1.5			1.5	1.5	mA
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V	Control inputs			3.5					pF
C <sub>io</sub>	V <sub>O</sub> = 2.5 V or 0.5 V	A or B ports			7.5					pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT2952A		SN74ABT2952A		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>clock</sub>	Clock frequency	0	150	0	150	0	150	MHz
t <sub>w</sub>	Pulse duration			3.3		3.3		ns
t <sub>su</sub>	Setup time before CLK↑	A or B		2.5		2.5		ns
		CLKEN	High or low	3		3		
t <sub>h</sub>	Hold time after CLK↑	A or B		1.5		1.5		ns
		CLKEN		2		2		

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.





**SN54ABT2952A, SN74ABT2952A**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS203A – AUGUST 1992 – REVISED JULY 1994


switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT2952A		SN74ABT2952A		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			150			150		150		MHz
$t_{PLH}$	CLKAB or CLKBA	B or A	2	3.3	5.2	2	6.3	2	5.9	ns
$t_{PHL}$			2.5	4	6.1	2.5	6.8	2.5	6.3	
$t_{PZH}$	$\overline{OEBA}$ or $\overline{OEAB}$	A or B	1.5	3.2	4.7	1.5	5.7	1.5	5.6	ns
$t_{PZL}$			2	3.7	5.7		6.7	2	6.6	
$t_{PHZ}$	$\overline{OEBA}$ or $\overline{OEAB}$	A or B	1.5	3.5	5.1	1.5	6.5	1.5	6.4	ns
$t_{PLZ}$			1.5	3.4	5.9	1.5	6.7	1.5	6.2	

SN54ABT2952A, SN74ABT2952A  
 OCTAL BUS TRANSCEIVERS AND REGISTERS  
 WITH 3-STATE OUTPUTS


SCBS203A - AUGUST 1992 - REVISED JULY 1994

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES  
 INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES  
 LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN54ABT25245, SN74ABT25245 25-Ω OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS251A - JUNE 1992 - REVISED JULY 1994

- State-of-the-Art EPIC-IIB™ BICMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5 V$ ,  $T_A = 25^\circ C$
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 25 Ω or Greater
- Distributed  $V_{CC}$  and GND Pins Minimize Noise Generated by the Simultaneous Switching of Outputs
- Bus-Hold Inputs Eliminate the Need for External Pullup Resistors
- Package Options Include Plastic Small-Outline (DW) Package, Ceramic Chip Carrier (FK), and Standard Plastic (NT) and Ceramic (JT) DIPs

## description

The 'ABT25245 are 25-Ω octal bus transceivers designed for asynchronous communication between data buses. They improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented transceivers.

These devices allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can disable the device so that both buses are effectively isolated.


These transceivers are capable of sinking 188 mA of  $I_{OL}$  current, which facilitates switching 25-Ω transmission lines on the incident wave. The distributed  $V_{CC}$  and GND pins minimize switching noise for more reliable system operation.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT25245 is characterized for operation over the full military temperature range of  $-55^\circ C$  to  $125^\circ C$ . The SN74ABT25245 is characterized for operation from  $-40^\circ C$  to  $85^\circ C$ .

SN54ABT25245 . . . JT PACKAGE  
SN74ABT25245 . . . DW OR NT PACKAGE  
(TOP VIEW)



SN54ABT25245 . . . FK PACKAGE  
(TOP VIEW)



NC - No internal connection

EPIC-IIB is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


**SN54ABT25245, SN74ABT25245**  
**25-Ω OCTAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS251A - JUNE 1992 - REVISED JULY 1994


**FUNCTION TABLE**

INPUTS		OPERATION
$\overline{OE}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

**logic symbol†**



**logic diagram (positive logic)**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the DW, JT, and NT packages.

# SN54ABT25245, SN74ABT25245 25-Ω OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS251A - JUNE 1992 - REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the disabled or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Voltage range applied to any output in the high state, $V_O$ .....	-0.5 V to $V_{CC}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Current into any output in the low state, $I_O$ : SN74ABT25245 (A port) .....	376 mA
SN74ABT25245 (B port) .....	128 mA
Operating free-air temperature range: SN54ABT25245 .....	-55°C to 125°C
SN74ABT25245 .....	-40°C to 85°C
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DW package .....	1.7 W
NT package .....	1.3 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT25245		SN74ABT25245		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage	0.8		0.8		V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{IK}$	Input clamp current	-18		-18		mA
$I_{OH}$	High-level output current	A port		-80		mA
		B port		-32		
$I_{OL}$	Low-level output current	A port		188		mA
		B port		64		
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		Control inputs		ns/V
				A or B ports		
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54ABT25245, SN74ABT25245**  
**25-Ω OCTAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS251A - JUNE 1992 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		SN54ABT25245		SN74ABT25245		UNIT
				MIN	TYPT†	MAX	MIN	
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA		-1.2		-1.2		V
V <sub>OH</sub>	A port	V <sub>CC</sub> = 4.75 V, I <sub>OH</sub> = -3 mA		2.7		2.7		V
		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -80 mA		2.4		2.4		
	B port	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5		2.5		
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3		3		
		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -32 mA		2*		2		
V <sub>OL</sub>	A port	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 94 mA	0.55		0.55		V
			I <sub>OL</sub> = 188 mA	0.7		0.7		
B port		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA	0.55*		0.55		
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1		±1		μA
	A or B ports	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±20		±20		
I <sub>I</sub> (hold)	A or B ports	V <sub>CC</sub> = 4.5 V	V <sub>I</sub> = 0.8 V	100		100		μA
			V <sub>I</sub> = 2 V	-100		-100		
I <sub>OZPU</sub> ‡		V <sub>CC</sub> = 0 to 2.1 V, $\overline{OE} = X$	V <sub>O</sub> = 0.5 V to 2.7 V	±50		±50		μA
I <sub>OZPD</sub> ‡		V <sub>CC</sub> = 2.1 V to 0, $\overline{OE} = X$	V <sub>O</sub> = 0.5 V to 2.7 V	±50		±50		μA
I <sub>OZH</sub> §		V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, $\overline{OE} \geq 2$ V		10		10		μA
I <sub>OZL</sub> §		V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, $\overline{OE} \geq 2$ V		-10		-10		μA
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V		±100		±100		μA
I <sub>CEX</sub>		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V   Outputs high		50		50		μA
I <sub>O</sub> ¶	B port	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V		-50	-210	-50	-210	mA
I <sub>CC</sub>		V <sub>CC</sub> = 5.5 V, Outputs open, V <sub>I</sub> = V <sub>CC</sub> or GND		Outputs high		500		μA
				Outputs low		20		mA
				Outputs disabled		500		500
ΔI <sub>CC</sub> #		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND		1		1		mA
C <sub>I</sub>	Control inputs	V <sub>CC</sub> = 5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		4		4		pF
C <sub>IO</sub>	A or B ports	V <sub>CC</sub> = 5 V, V <sub>O</sub> = V <sub>CC</sub> or GND		11.5		11.5		pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ This parameter is characterized but not tested.

§ For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54ABT25245, SN74ABT25245**  
**25-Ω OCTAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS251A - JUNE 1992 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT25245		SN74ABT25245		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A	1	2.3	3.5	1		1	3.9	ns
$t_{PHL}$			1	2.4	3.5	1		1	4.3	
$t_{PZH}$	$\overline{OE}$	A or B	1.5	3.7	5.4	1.5		1.5	6.5	ns
$t_{PZL}$			1.4	4	5.8	1.4		1.4	6.8	
$t_{PHZ}$	$\overline{OE}$	A or B	2	4.3	6.1	2		2	7.2	ns
$t_{PLZ}$			2	3.9	5.8	2		2	6.4	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



**SN54ABT25245, SN74ABT25245**  
**25-Ω OCTAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS251A – JUNE 1992 – REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

<b>General Information</b>	<b>1</b>
<b>ABT Octals</b>	<b>2</b>
<b>ABT Widebus™</b>	<b>3</b>
<b>ABTE/ETL Widebus™</b>	<b>4</b>
<b>ABT Widebus+™</b>	<b>5</b>
<b>ABT Memory Drivers</b>	<b>6</b>
<b>Futurebus+/BTL Transceivers</b>	<b>7</b>
<b>IEEE 1149.1 (JTAG) Boundary-Scan Logic</b>	<b>8</b>
<b>LVT Octals</b>	<b>9</b>
<b>LVT Widebus™</b>	<b>10</b>
<b>LVT Memory Drivers</b>	<b>11</b>
<b>GTL Widebus™</b>	<b>12</b>
<b>Application Notes and Articles</b>	<b>13</b>
<b>Characterization Information</b>	<b>14</b>
<b>Mechanical Data</b>	<b>15</b>

# Contents


		Page
'ABT16240	16-Bit Buffers/Drivers .....	3-3
'ABT16241	16-Bit Buffers/Drivers .....	3-9
'ABT16244	16-Bit Buffers/Drivers .....	3-15
'ABT16245	16-Bit Bus Transceivers .....	3-21
'ABT16260	12-Bit to 24-Bit Multiplexed D-Type Latches .....	3-27
'ABT16373	16-Bit Transparent D-Type Latches .....	3-35
'ABT16374	16-Bit Edge-Triggered D-Type Flip-Flops .....	3-41
'ABT16460	4-to-1 Multiplexed/Demultiplexed Transceivers .....	3-47
'ABT16470	16-Bit Registered Transceivers .....	3-57
'ABT16500	18-Bit Universal Bus Transceivers .....	3-65
'ABT16501	18-Bit Universal Bus Transceivers .....	3-73
'ABT16540	16-Bit Buffers/Drivers .....	3-79
'ABT16541	16-Bit Buffers/Drivers .....	3-85
'ABT16543	16-Bit Registered Transceivers .....	3-91
'ABT16600	18-Bit Universal Bus Transceivers .....	3-99
'ABT16601	18-Bit Universal Bus Transceivers .....	3-105
'ABT16623	16-Bit Bus Transceivers .....	3-111
'ABT16640	16-Bit Bus Transceivers .....	3-117
'ABT16646	16-Bit Bus Transceivers and Registers .....	3-123
'ABT16652	16-Bit Bus Transceivers and Registers .....	3-133
'ABT16657	16-Bit Transceivers With Parity Generators/Checkers .....	3-143
'ABT16821	20-Bit Bus-Interface Flip-Flops .....	3-151
'ABT16823	18-Bit Bus-Interface Flip-Flops .....	3-157
'ABT16825	18-Bit Buffers/Drivers .....	3-165
'ABT16827	20-Bit Buffers/Drivers .....	3-171
'ABT16833	Dual 8-Bit to 9-Bit Parity Bus Transceivers .....	3-177
'ABT16841	20-Bit Bus-Interface D-Type Latches .....	3-187
'ABT16843	18-Bit Bus-Interface D-Type Latches .....	3-193
'ABT16853	Dual 8-Bit to 9-Bit Parity Bus Transceivers .....	3-201
'ABT16863	18-Bit Bus Transceivers .....	3-209
'ABT16952	16-Bit Registered Transceivers .....	3-215

# SN54ABT16240, SN74ABT16240 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS095B – DECEMBER 1991 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II<sup>B</sup>*™ BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54ABT16240...WD PACKAGE  
SN74ABT16240...DL PACKAGE  
(TOP VIEW)



## description

The 'ABT16240 are 16-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide inverting outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16240 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16240 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16240 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

FUNCTION TABLE  
(each 4-bit buffer)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	L
L	L	H
H	X	Z

Widebus and EPIC-II<sup>B</sup> are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


# SN54ABT16240, SN74ABT16240

## 16-BIT BUFFERS/DRIVERS

### WITH 3-STATE OUTPUTS


SCBS095B - DECEMBER 1991 - REVISED JULY 1994

logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



**SN54ABT16240, SN74ABT16240**  
**16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS095B - DECEMBER 1991 - REVISED JULY 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16240 .....	96 mA
SN74ABT16240 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2) DL package .....	1.2 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.  
 For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 3)**

		SN54ABT16240		SN74ABT16240		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage	0.8		0.8		V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current	-24		-32		mA
$I_{OL}$	Low-level output current	48		64		mA
$\Delta t/\Delta v$	Input transition rise or fall rate	10		10		ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.



**SN54ABT16240, SN74ABT16240**

**16-BIT BUFFERS/DRIVERS**

**WITH 3-STATE OUTPUTS**

SCBS095B - DECEMBER 1991 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT16240		SN74ABT16240		UNIT	
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA				-1.2		-1.2		-1.2	V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5			2.5		2.5		V	
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3			3		3			
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2					
I <sub>OH</sub> = -32 mA		2*					2				
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA				0.55				V	
		I <sub>OL</sub> = 64 mA				0.55*		0.55			
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1			±1		±1		μA	
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V		50			10		50		μA	
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V		-50			-10		-50		μA	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V		±100					±100		μA	
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V		50			50		50		μA	
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V		-50	-100	-180	-50	-180	-50	-180	mA	
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high	2			2		2		mA	
		Outputs low	32			32		32			
		Outputs disabled	2			2		2			
ΔI <sub>CC</sub> §	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Data inputs	Outputs enabled	1			1.5		1		mA
			Outputs disabled	0.05			1		0.05		
		Control inputs	1.5			1.5		1.5			
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V		7							pF	
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V		7							pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.


§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT16240		SN74ABT16240		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	Y	1	2.7	3.8	0.8	4.8	1	4.7	ns
t <sub>PHL</sub>			1.1	3.1	4.3	1.1	4.9	1.1	4.8	
t <sub>PZH</sub>	OE	Y	1.3	3.3	4.3	1.3	5.4	1.3	5.3	ns
t <sub>PZL</sub>			1.4	3.4	6.2	1.4	7.2	1.4	7.1	
t <sub>PHZ</sub>	OE	Y	1.6	3.6	4.8	1.6	7.2	1.6	6.1	ns
t <sub>PLZ</sub>			1.4	3	5.1	1.4	5.7	1.4	5.6	




PARAMETER MEASUREMENT INFORMATION




TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open


LOAD CIRCUIT FOR OUTPUTS




VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES  
 INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES  
 LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





# SN54ABT16241, SN74ABT16241 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS096B – FEBRUARY 1991 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II B™* BICMOS Design Significantly Reduces Power Dissipation
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 1$  V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description


The 'ABT16241 are 16-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and complementary output-enable (OE and  $\overline{OE}$ ) inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74ABT16241 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16241 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16241 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT16241 . . . WD PACKAGE  
SN74ABT16241 . . . DGG OR DL PACKAGE  
(TOP VIEW)



Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

# SN54ABT16241, SN74ABT16241

## 16-BIT BUFFERS/DRIVERS

### WITH 3-STATE OUTPUTS


SCBS096B - FEBRUARY 1991 - REVISED JULY 1994

FUNCTION TABLES


INPUTS		OUTPUTS
1OE, 4OE	1A, 4A	1Y, 4Y
L	H	H
L	L	L
H	X	Z

INPUTS		OUTPUTS
2OE, 3OE	2A, 3A	2Y, 3Y
H	H	H
H	L	L
L	X	Z

logic diagram (positive logic)



logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**SN54ABT16241, SN74ABT16241**  
**16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS096B – FEBRUARY 1991 – REVISED JULY 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16241 .....	96 mA
SN74ABT16241 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 3)**

		SN54ABT16241		SN74ABT16241		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

**SN54ABT16241, SN74ABT16241**  
**16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS096B - FEBRUARY 1991 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT16241		SN74ABT16241		UNIT		
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX			
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA		-1.2			-1.2		-1.2		V		
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5			2.5		2.5		V		
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3			3		3				
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2						
I <sub>OH</sub> = -32 mA		2*					2					
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V		I <sub>OL</sub> = 48 mA			0.55		0.55		V		
			I <sub>OL</sub> = 64 mA			0.55*						
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1			±1		±1		µA		
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V		50			10		50		µA		
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V		-50			-10		-50		µA		
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V		±100					±100		µA		
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V		Outputs high			50			50		µA	
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V		-50	-100	-180	-50	-180	-50	-180	mA		
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND		Outputs high		2		2		2		mA	
			Outputs low		32		32		32			
			Outputs disabled		2		2		2			
ΔI <sub>CC</sub> §	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND		Data inputs		Outputs enabled		1		1.5		1	
					Outputs disabled		0.05		1		0.05	
			Control inputs				1.5		1.5		1.5	
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V		7							pF		
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V		7							pF		

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.


**switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT16241		SN74ABT16241		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	Y	1	2.7	3.4	0.9	3.8	1	3.7	ns
t <sub>PHL</sub>			1	2.7	3.9	0.9	4.6	1	4.5	
t <sub>PZH</sub>	OE or $\overline{OE}$	Y	1.2	3.3	4.2	1.2	5.1	1.2	5	ns
t <sub>PZL</sub>			1.3	3.4	5.9	1.3	7	1.3	6.9	
t <sub>PHZ</sub>	OE or $\overline{OE}$	Y	1.5	4.1	5	1.5	7	1.5	6.2	ns
t <sub>PLZ</sub>			1.7	3.6	5.1	1.7	5.7	1.7	5.6	




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	7 V
tPHZ/tPZH	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




# SN54ABT16244, SN74ABT16244A 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS073E – SEPTEMBER 1991 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II B™* BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54ABT16244 . . . WD PACKAGE  
SN74ABT16244A . . . DGG OR DL PACKAGE  
(TOP VIEW)



## description

The SN54ABT16244 and SN74ABT16244A are 16-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical  $\overline{OE}$  (active-low output-enable) inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16244A is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16244 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16244A is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

FUNCTION TABLE  
(each buffer)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated




# SN54ABT16244, SN74ABT16244A

## 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS073E - SEPTEMBER 1991 - REVISED JULY 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



**SN54ABT16244, SN74ABT16244A**  
**16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS073E - SEPTEMBER 1991 - REVISED JULY 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16244 .....	96 mA
SN74ABT16244A .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 3)**

		SN54ABT16244		SN74ABT16244A		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.



**SN54ABT16244, SN74ABT16244A**  
**16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS073E - SEPTEMBER 1991 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		TA = 25°C†			SN54ABT16244		SN74ABT16244A		UNIT	
			MIN	TYP‡	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		V	
	V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA	3			3		3			
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2					
I <sub>OH</sub> = -32 mA		2*					2				
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55			0.55		V	
		I <sub>OL</sub> = 64 mA			0.55*			0.55			
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = V <sub>CC</sub> or GND			±1			±1		µA	
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			10§			10		µA	
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-10§			-10		µA	
I <sub>off</sub>	V <sub>CC</sub> = 0,	V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100			±100		µA	
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50			50		µA	
I <sub>O</sub> ††	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high			3			2		3	
		Outputs low			32			32		32	
		Outputs disabled			3			2		3	
ΔI <sub>CC</sub> #	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Data inputs								mA	
			Outputs enabled			0.05		1.5			0.05
			Outputs disabled			0.05		1			0.05
		Control inputs			0.05		1.5		0.05		
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V				3					pF	
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V				8					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† Characteristics for TA = 25°C apply to the SN74ABT16244A only.

‡ All typical values are at V<sub>CC</sub> = 5 V.

§ This data sheet limit may vary among suppliers.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)**


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, TA = 25°C†			SN54ABT16244		SN74ABT16244A		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	Y	1	2.3	3.2	0.7	3.7	1	3.5	ns
t <sub>PHL</sub>			1	2.6	3.7	0.5	4.3	1	4.1	
t <sub>PZH</sub>	OE	Y	1	3	3.8	0.7	5	1	4.8	ns
t <sub>PZL</sub>			1	3.2	4	0.9	5	1	4.8	
t <sub>PHZ</sub>	OE	Y	1	3.6	4.4	1	5	1	4.8	ns
t <sub>PLZ</sub>			1	2.9	3.7	1	4.3	1	4.1	

† Characteristics for TA = 25°C apply to the SN74ABT16244A only.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES  
 INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES  
 LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN54ABT16245, SN74ABT16245A 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS300A – MARCH 1994 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-IIB™* BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (–32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic (WD) Flat Package Using 25-mil Center-to-Center Spacings

## description

The SN54ABT16245 and SN74ABT16245A are 16-bit (dual-octal) noninverting 3-state transceivers designed for synchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.


These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16245A is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16245A is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16245A is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT16245... WD PACKAGE  
SN74ABT16245A... DGG OR DL PACKAGE  
(TOP VIEW)



Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

# SN54ABT16245, SN74ABT16245A

## 16-BIT BUS TRANSCEIVERS


### WITH 3-STATE OUTPUTS

SCBS300A - MARCH 1994 - REVISED JULY 1994

FUNCTION TABLE  
(each 8-bit section)


INPUTS		OPERATION
$\overline{OE}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



# SN54ABT16245, SN74ABT16245A 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS300A – MARCH 1994 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16245 .....	96 mA
SN74ABT16245A .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT16245		SN74ABT16245A		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.





**SN54ABT16245, SN74ABT16245A**  
**16-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS300A - MARCH 1994 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16245		SN74ABT16245A		UNIT
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5		2.5		2.5		V
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3		3		3		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA		2		2			
I <sub>OH</sub> = -32 mA			2*				2		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55			V
		I <sub>OL</sub> = 64 mA		0.55*			0.55		
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1		±1		±1	μA
	A or B ports	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±20		±100		±20	
I <sub>OZPU</sub>	V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$		±50					±50	μA
I <sub>OZPD</sub>	V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$		±50					±50	μA
I <sub>OZH</sub> ‡	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, $\overline{OE} \geq 2$ V		10§		10		10§		μA
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, $\overline{OE} \geq 2$ V		-10§		-10		-10§		μA
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V		±100					±100	μA
I <sub>CEX</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V		50		50		50	μA
I <sub>O</sub> ¶	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high	2		2		2	mA
			Outputs low	32		32		32	
			Outputs disabled	2		2		2	
ΔI <sub>CC</sub> #	Data inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Outputs enabled	2		1.5		2	mA
			Outputs disabled	0.05		1		0.05	
	Control inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	1.5		1.5		1.5		
C <sub>I</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V		3					pF
C <sub>IO</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V		6					pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ This data sheet limit may vary among suppliers.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



**SN54ABT16245, SN74ABT16245A**  
**16-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS300A – MARCH 1994 – REVISED JULY 1994


switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT16245		SN74ABT16245A		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A	1	2.2	3.4	0.5	4	1	3.9	ns
$t_{PHL}$			1	2.3	3.7	0.5	4.6	1	4.2	
$t_{PZH}$	$\overline{OE}$	B or A	1	3.6	5.2	0.8	5.5	1	6.3	ns
$t_{PZL}$			1	3.7	5.4	0.9	7.3	1	6.4	
$t_{PHZ}$	$\overline{OE}$	B or A	2	4.4	5.8	1.3	6.3	2	6.3	ns
$t_{PLZ}$			1.5	3.3	4.7	1.4	5.3	1.5	5.2	

**SN54ABT16245, SN74ABT16245A**  
**16-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS300A – MARCH 1994 – REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.


**Figure 1. Load Circuit and Voltage Waveforms**

# SN54ABT16260, SN74ABT16260 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS204A – JUNE 1992 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (–32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Bus-Hold Inputs Eliminate the Need for External Pullup Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54ABT16260 . . . WD PACKAGE  
SN74ABT16260 . . . DL PACKAGE  
(TOP VIEW)



## description

The 'ABT16260 is a 12-bit to 24-bit multiplexed D-type latch used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and/or demultiplexing of address and data information in microprocessor- or bus-interface applications. This device is also useful in memory-interleaving applications.

Three 12-bit I/O ports (A1–A12, 1B1–1B12, and 2B1–2B12) are available for address and/or data transfer. The output-enable ( $\overline{OE1B}$ ,  $\overline{OE2B}$ , and  $\overline{OEA}$ ) inputs control the bus transceiver functions. The  $\overline{OE1B}$  and  $\overline{OE2B}$  control signals also allow bank control in the A to B direction.

Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched until the latch-enable input is returned high.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16260 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

**SN54ABT16260, SN74ABT16260**  
**12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS204A - JUNE 1992 - REVISED JULY 1994

**description (continued)**

The SN54ABT16260 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .  
 The SN74ABT16260 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**Function Tables**

**B TO A ( $\overline{\text{OE}}\text{B} = \text{H}$ )**

INPUTS						OUTPUT A
1B	2B	SEL	LE1B	LE2B	$\overline{\text{OE}}\text{A}$	
H	X	H	H	X	L	H
L	X	H	H	X	L	L
X	X	H	L	X	L	A <sub>0</sub>
X	H	L	X	H	L	H
X	L	L	X	H	L	L
X	X	L	X	L	L	A <sub>0</sub>
X	X	X	X	X	H	Z


**A TO B ( $\overline{\text{OE}}\text{A} = \text{H}$ )**

INPUTS					OUTPUTS	
A	LEA1B	LEA2B	$\overline{\text{OE}}\text{1B}$	$\overline{\text{OE}}\text{2B}$	1B	2B
H	H	H	L	L	H	H
L	H	H	L	L	L	L
H	H	L	L	L	H	2B <sub>0</sub>
L	H	L	L	L	L	2B <sub>0</sub>
H	L	H	L	L	1B <sub>0</sub>	H
L	L	H	L	L	1B <sub>0</sub>	L
X	L	L	L	L	1B <sub>0</sub>	2B <sub>0</sub>
X	X	X	H	H	Z	Z
X	X	X	L	H	Active	Z
X	X	X	H	L	Z	Active
X	X	X	L	L	Active	Active

SN54ABT16260, SN74ABT16260  
 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES  
 WITH 3-STATE OUTPUTS

SCBS204A - JUNE 1992 - REVISED JULY 1994

logic diagram (positive logic)



**SN54ABT16260, SN74ABT16260**  
**12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS204A – JUNE 1992 – REVISED JULY 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16260 .....	96 mA
SN74ABT16260 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 3)**

		SN54ABT16260		SN74ABT16260		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage	0.8		0.8		V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current	-24		-32		mA
$I_{OL}$	Low-level output current	48		64		mA
$\Delta t/\Delta v$	Input transition rise or fall rate	10		10		ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.



# SN54ABT16260, SN74ABT16260 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS204A - JUNE 1992 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16260		SN74ABT16260		UNIT
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		V
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3		3		
		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -24 mA	2			2				
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 48 mA			0.55		0.55			V
			V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 64 mA			0.55*		0.55		
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μA
	A or B ports	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±20		±100		±20	
I <sub>I</sub> (hold)	A or B ports	V <sub>CC</sub> = 4.5 V, V <sub>I</sub> = 0.8 V						100		μA
		V <sub>CC</sub> = 4.5 V, V <sub>I</sub> = 2 V						-100		
I <sub>OZPU</sub>		V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$			±50				±50	μA
I <sub>OZPD</sub>		V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$			±50				±50	μA
I <sub>OZH</sub> ‡		V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, $\overline{OE} \geq 2$ V			10		10		10	μA
I <sub>OZL</sub> ‡		V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, $\overline{OE} \geq 2$ V			-10		-10		-10	μA
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA
I <sub>CEX</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V			50		50		50	μA
I <sub>O</sub> §		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-225	-50	-225	-50	-225	mA
I <sub>CC</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND			1.5		1.5		1.5	mA
	Outputs low				63		63		63	
	Outputs disabled				1		1		1	
ΔI <sub>CC</sub> ¶		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			1.5		1.5		1.5	mA
C <sub>i</sub>		V <sub>I</sub> = 2.5 V or 0.5 V			3					pF
C <sub>io</sub>		V <sub>O</sub> = 2.5 V or 0.5 V			11.5					pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



**SN54ABT16260, SN74ABT16260**  
**12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS204A – JUNE 1992 – REVISED JULY 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT16260		SN74ABT16260		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high	3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before LE1B, LE2B, LEA1B, or LEA2B↓	1.5		2		1.5		ns
t <sub>h</sub>	Hold time, data after LE1B, LE2B, LEA1B, or LEA2B↓	1		2		1		ns


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT16260		SN74ABT16260		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	B or A	1	3.1	4.8	1	5.9	1	5.6	ns
t <sub>PHL</sub>			1	3.4	5	1	6.3	1	5.9	
t <sub>PLH</sub>	LE	A or B	1.1	3.2	4.9	1.1	6.6	1.1	5.8	ns
t <sub>PHL</sub>			1.1	3.3	4.9	1.1	5.9	1.1	5.3	
t <sub>PLH</sub>	SEL (B1)	A	1.3	3.2	4.6	1.3	5.4	1.3	5.3	ns
	SEL (B2)		1.1	3.4	4.9	1.1	6.3	1.1	6	
t <sub>PHL</sub>	SEL (B1)		1.5	3.1	4.4	1.5	5	1.5	4.4	
	SEL (B2)		1.6	3.6	5.1	1.6	6.2	1.6	5.9	
t <sub>PZH</sub>	OE	A or B	1	3.3	4.7	1	6.4	1	5.7	ns
t <sub>PZL</sub>			1.6	3.8	5.1	1.6	6.5	1.6	5.8	
t <sub>PHZ</sub>	OE	A or B	2.2	4.1	5.4	2.2	7.5	2.2	6.4	ns
t <sub>PLZ</sub>			1.3	3.2	4.4	1.3	5.4	1.3	4.8	

# SN54ABT16260, SN74ABT16260 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES WITH 3-STATE OUTPUTS


SCBS204A - JUNE 1992 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN54ABT16373A, SN74ABT16373A 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS160A – DECEMBER 1992 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II<sup>B</sup>*™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description

The 'ABT16373A are 16-bit transparent D-type latches with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.


$\overline{OE}$  does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16373A is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16373A is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16373A is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT16373A . . . WD PACKAGE  
SN74ABT16373A . . . DGG OR DL PACKAGE  
(TOP VIEW)



Widebus and EPIC-II<sup>B</sup> are trademarks of Texas Instruments incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


**SN54ABT16373A, SN74ABT16373A**  
**16-BIT TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS160A - DECEMBER 1992 - REVISED JULY 1994



**FUNCTION TABLE**  
(each latch)

INPUTS			OUTPUT
$\overline{OE}$	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	$Q_0$
H	X	X	Z

**logic symbol†**



**logic diagram (positive logic)**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN54ABT16373A, SN74ABT16373A 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS160A – DECEMBER 1992 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16373A .....	96 mA
SN74ABT16373A .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT16373A		SN74ABT16373A		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.



# SN54ABT16373A, SN74ABT16373A 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS160A - DECEMBER 1992 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16373A		SN74ABT16373A		UNIT
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		V
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3		3		
	V <sub>CC</sub> = 4.5 V								
V <sub>OL</sub>	I <sub>OL</sub> = -24 mA	2			2				V
	I <sub>OL</sub> = -32 mA	2*					2		
V <sub>OL</sub>	I <sub>OL</sub> = 48 mA			0.55		0.55			V
	I <sub>OL</sub> = 64 mA			0.55*			0.55		
I <sub>I</sub>	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μA
I <sub>OZPU</sub>	V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$			±50		±50		±50	μA
I <sub>OZPD</sub>	V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$			±50		±50		±50	μA
I <sub>OZH</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, $\overline{OE} \geq 2$ V			10		10		10	μA
I <sub>OZL</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, $\overline{OE} \geq 2$ V			-10		-10		-10	μA
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA
I <sub>CEX</sub>	Outputs high V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V			50		50		50	μA
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	Outputs high			2		2		2	mA
	Outputs low	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND		85		85		85	
	Outputs disabled			2		2		2	
ΔI <sub>CC</sub> §	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			1.5		1.5		1.5	mA
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V			3.5					pF
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V			9.5					pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT16373A		SN74ABT16373A		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration, LE high	3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before LE↓	1.5		1.5		1.5		ns
t <sub>h</sub>	Hold time, data after LE↓	1		1		1		ns



**SN54ABT16373A, SN74ABT16373A**  
**16-BIT TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS160A – DECEMBER 1992 – REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT16373A		SN74ABT16373A		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	D	Q	1.4	3.7	5.3	1.4	6.5	1.4	6.3	ns
$t_{PHL}$			2	4	5.4	2	6.5	2	6.2	
$t_{PLH}$	LE	Q	1.7	4.1	5.7	1.7	7	1.7	6.7	ns
$t_{PHL}$			2.3	4.3	5.6	2.3	6.3	2.3	6.1	
$t_{PZH}$	$\overline{OE}$	Q	1.1	3.4	5	1.1	6.4	1.1	6.1	ns
$t_{PZL}$			1.5	3.5	4.9	1.5	5.8	1.5	5.6	
$t_{PHZ}$	$\overline{OE}$	Q	2.4	5.1	7.1	2.4	8.3	2.4	8.1	ns
$t_{PLZ}$			1.6	4.4	5.8	1.6	8	1.6	6.5	



**SN54ABT16373A, SN74ABT16373A**  
**16-BIT TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**


SCBS160A - DECEMBER 1992 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

# SN54ABT16374A, SN74ABT16374A 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS205A - MARCH 1993 - REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II<sup>B</sup>*™ BICMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description

The 'ABT16374A are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components


$\overline{OE}$  does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16374A is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16374A is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16374A is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT16374A ... WD PACKAGE  
SN74ABT16374A ... DGG OR DL PACKAGE  
(TOP VIEW)



Widebus and EPIC-II<sup>B</sup> are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


# SN54ABT16374A, SN74ABT16374A 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS205A - MARCH 1993 - REVISED JULY 1994



FUNCTION TABLE  
(each flip-flop)

INPUTS			OUTPUT
$\overline{OE}$	CLK	D	Q
L	$\uparrow$	H	H
L	$\uparrow$	L	L
L	H or L	X	$Q_0$
H	X	X	Z

## logic symbol†



## logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN54ABT16374A, SN74ABT16374A 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS205A - MARCH 1993 - REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16374A .....	96 mA
SN74ABT16374A .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT16374A		SN74ABT16374A		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.



# SN54ABT16374A, SN74ABT16374A 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS205A - MARCH 1993 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16374A		SN74ABT16374A		UNIT
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		V
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3		3		
	V <sub>CC</sub> = 4.5 V				2			2	
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55	0.55				V
		I <sub>OL</sub> = 64 mA		0.55*			0.55		
I <sub>I</sub>	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1	±1			±1	μA
I <sub>OZPU</sub>	V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$			±50	±50			±50	μA
I <sub>OZPD</sub>	V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$			±50	±50			±50	μA
I <sub>OZH</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, $\overline{OE} \geq 2$ V			10	10			10	μA
I <sub>OZL</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, $\overline{OE} \geq 2$ V			-10	-10			-10	μA
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA
I <sub>CEX</sub>	Outputs high V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V			50	50			50	μA
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	Outputs high			2	2			2	mA
	Outputs low	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND		72	72			72	
	Outputs disabled			2	2			2	
ΔI <sub>CC</sub> §	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			1.5	1.5			1.5	mA
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V			3.5					pF
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V			9.5					pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT16374A		SN74ABT16374A		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	150	0	150	0	150	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before CLK↑	1.1		1.3		1.1		ns
t <sub>h</sub>	Hold time, data after CLK↑	1.3		1.5		1.3		ns



**SN54ABT16374A, SN74ABT16374A**  
**16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS205A - MARCH 1993 - REVISED JULY 1994


switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5V,$ $T_A = 25^\circ C$			SN54ABT16374A		SN74ABT16374A		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			150			150		150		MHz
$t_{PLH}$	CLK	Q	1.8	4.3	5.4	1.5	6.9	1.8	6.2	ns
$t_{PHL}$			2.7	4.7	5.6	2.2	6.9	2.7	5.9	
$t_{PZH}$	$\overline{OE}$	Q	1.2	3.4	4.8	0.8	6.1	1.2	5.6	ns
$t_{PZL}$			1.6	3.5	4.7	1.2	5.5	1.6	5.3	
$t_{PHZ}$	$\overline{OE}$	Q	2.2	5.5	7.1	1.8	9.6	2.2	8.2	ns
$t_{PLZ}$			2.2	4.3	5.8	1.8	7.2	2.2	6.6	

# SN54ABT16374A, SN74ABT16374A 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS


SCBS205A - MARCH 1993 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms

# SN54ABT16460, SN74ABT16460 4-TO-1 MULTIPLEXED/DEMULPLEXED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS207B – OCTOBER 1992 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II<sup>B</sup>*™ BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (–32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Bus-Hold Inputs Eliminate the Need for External Pullup Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54ABT16460 . . . WD PACKAGE  
SN74ABT16460 . . . DL PACKAGE  
(TOP VIEW)



## description

The 'ABT16460 are 4-bit-to-1-bit multiplexed registered transceivers used in applications where four separate data paths must be multiplexed onto or demultiplexed from a single data path. Typical applications include multiplexing and/or demultiplexing of address and data information in microprocessor- or bus-interface applications. These devices are also useful in memory-interleaving applications.

Five 4-bit I/O ports (1A–4A, 1B1–4, 2B1–4, 3B1–4, and 4B1–4) are available for address and/or data transfer. The output-enable ( $\overline{OEB}$ ,  $\overline{OEB1}$ – $\overline{OEB4}$ , and  $\overline{OEA}$ ) inputs control the bus-transceiver functions. These control signals also allow 4-bit or 16-bit control depending on the  $\overline{OEB}$  level.

Address and/or data information can be stored using the internal storage latches/flip-flops. The latch-enable (LEB1–LEB4, LEBA, and LEAB1–LEAB4) and clock/clock-enable (CLK/CLKEN) inputs are used to control data storage. When either one of the latch-enable inputs is high, the latch is transparent (clock is a don't care as long as the latch-enable is high). When the latch-enable input goes low (providing that the clock does not transit from low to high), the data present at the inputs is latched and remains latched until the latch-enable input is returned high. When the clock-enable is low and the corresponding latch-enable is low, data can be clocked on the low to high transition of the clock. When either the clock-enable or the corresponding latch-enable is high, the clock is a don't care.

Four select pins (SELO, SEL1, CE\_SEL0, and CE\_SEL1) are provided to multiplex data (A port), or to select one of four clock-enables (B port). This allows the user to have the flexibility of controlling one bit at a time.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

Widebus and EPIC-II<sup>B</sup> are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated



**SN54ABT16460, SN74ABT16460**  
**4-TO-1 MULTIPLEXED/DEMULPLEXED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS207B – OCTOBER 1992 – REVISED JULY 1994

**description (continued)**

To ensure the high-impedance state during power-up or power-down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16460 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16460 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ABT16460 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**Function Tables**

**A-TO-B OUTPUT ENABLE†**

INPUTS		OUTPUT B <sub>n</sub>
$\overline{OEB}$	$\overline{OEBn}$	
H	H	Z
H	L	Z
L	H	Z
L	L	Active

† n = 1, 2, 3, 4

**A-TO-B STORAGE**  
 (assuming  $\overline{OEB} = L, \overline{OEBn} = L$ )‡

INPUTS								OUTPUTS			
$\overline{CLKENAB}$	$\overline{CE\_SEL1}$	$\overline{CE\_SEL0}$	$\overline{CLKAB}$	LEAB1	LEAB2	LEAB3	LEAB4	B1	B2	B3	B4
X	X	X	H or L	H	L	L	L	A	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>
X	X	X	H or L	H	H	H	L	A	A	A	A <sub>0</sub>
L	X	X	L	L	L	L	L	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>
L	L	L	↑	L	L	L	L	A	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>
L	L	H	↑	L	L	L	L	A <sub>0</sub>	A	A <sub>0</sub>	A <sub>0</sub>
L	H	L	↑	L	L	L	L	A <sub>0</sub>	A <sub>0</sub>	A	A <sub>0</sub>
L	H	H	↑	L	L	L	L	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	A
H	X	X	↑	L	L	L	L	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>	A <sub>0</sub>

‡ This table does not cover all the latch-enable cases since they have similar results.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT16460, SN74ABT16460**  
**4-TO-1 MULTIPLEXED/DEMULTIPLEXED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS207B - OCTOBER 1992 - REVISED JULY 1994

**Function Tables (Continued)**

**B-TO-A STORAGE**  
(before point P)

INPUTS								P
CLKENB	CLKBA	LEB1	LEB2	LEB3	LEB4	SEL1	SELO	
X	X	H	L	L	L	L	L	B1
X	X	L	H	L	L	L	H	B2
X	X	L	L	H	L	H	L	B3
X	X	L	L	L	H	H	H	B4
L	↑	L	L	L	L	L	L	B1
						L	H	B2
						H	L	B3
						H	H	B4
L	L	L	L	L	L	L	L	B1 <sup>†</sup>
						L	H	B2 <sup>†</sup>
						H	L	B3 <sup>†</sup>
						H	H	B4 <sup>†</sup>

† Output level before the indicated steady-state input conditions were established.

**B-TO-A STORAGE**  
(after point P)


INPUTS					OUTPUT
CLKENB <sup>A</sup>	CLKBA	LEBA	OE <sup>A</sup>	B	A
X	X	X	H	X	Z
X	X	H	L	L	L
X	X	H	L	H	H
H	X	L	L	X	A <sub>0</sub> <sup>†</sup>
L	↑	L	L	L	L
L	↑	L	L	H	H
L	L	L	L	X	A <sub>0</sub> <sup>†</sup>

† Output level before the indicated steady-state input conditions were established.

**SN54ABT16460, SN74ABT16460**  
**4-TO-1 MULTIPLEXED/DEMULTIPLEXED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS207B - OCTOBER 1992 - REVISED JULY 1994

**logic diagram (positive logic)**



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT16460, SN74ABT16460 4-TO-1 MULTIPLEXED/DEMULTIPLEXED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS207B – OCTOBER 1992 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16460 .....	96 mA
SN74ABT16460 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT16460		SN74ABT16460		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200		200	$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

# SN54ABT16460, SN74ABT16460

## 4-TO-1 MULTIPLEXED/DEMULPLEXED TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCBS207B - OCTOBER 1992 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16460		SN74ABT16460		UNIT
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2					V
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		V
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3		3		
		V <sub>CC</sub> = 4.5 V				2			2	
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V			0.36			0.5		V
					0.55*			0.55		
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1			±1		µA
	A or B ports	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±20			±20		
I <sub>I</sub> (hold)	A or B ports	V <sub>CC</sub> = 4.5 V, V <sub>I</sub> = 0.8 V	75	500		75	500	75	500	µA
		V <sub>I</sub> = 2 V	-75	-500		-75	-500	-75	-500	
IOZPU‡		V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$			±50			±50		µA
IOZPD‡		V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$			±50			±50		µA
IOZH§		V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, $\overline{OE} \geq 2$ V			10			10		µA
IOZL§		V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, $\overline{OE} \geq 2$ V			-10			-10		µA
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100			±100		µA
ICEX	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V			50			50		µA
IO <sup>¶</sup>		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-200	-50	-200	-50	-200	mA
I <sub>CC</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND			1.5			1.5		mA
	A outputs low				10		10			
	B outputs low				32		32		32	
	Outputs disabled				1.5		1.5		1.5	
ΔI <sub>CC</sub> #		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			1.5			1.5		mA
C <sub>I</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			8					pF
C <sub>IO</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			3.5					pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ This parameter is characterized but not tested.

§ The parameters IOZH and IOZL include the input leakage current.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT16460, SN74ABT16460 4-TO-1 MULTIPLEXED/DEMULPLEXED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS207B – OCTOBER 1992 – REVISED JULY 1994

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

			SN54ABT16460		SN74ABT16460		UNIT
			MIN	MAX	MIN	MAX	
$f_{clock}$	Clock frequency		0	160	0	160	MHz
$t_w$	Pulse duration	CLKAB high or low	3.8		3.8		ns
		CLKBA high or low	4.5		4.5		
		LEAB1, 2, 3, or 4 high	2.2		2.2		
		LEBA high	2.1		2.1		
		LEB1, 2, 3, or 4 high	2.4		2.4		
$t_{su}$	Setup time	Before CLKAB $\uparrow$	A bus	2.5	2.5	ns	
			CE_SEL0/1	3.2	3.2		
			CLKENAB	3.2	3.2		
		Before LEAB1, 2, 3, or 4 $\downarrow$	A bus	3.6	3.6		
			Before CLKBA $\uparrow$	B bus	3.8		3.8
				CLKENB	2.3		2.3
		CLKENBA		2.5	2.5		
		LEB1, 2, 3, or 4		4.3	4.3		
		Before LEB1, 2, 3, or 4 $\downarrow$	B bus	3.2	3.2		
			Before LEBA $\downarrow$	B bus	4		4
				LEB1, 2, 3, or 4	4.4		4.4
		SEL0/1		4.3	4.3		
$t_h$	Hold time	After CLKAB $\uparrow$	A bus	0.5	0.5	ns	
			CE_SEL0/1	1.1	1.1		
			CLKENAB	0.5	0.5		
		After LEAB1, 2, 3, or 4 $\downarrow$	A bus	1.2	1.2		
			After CLKBA $\uparrow$	B bus	1.3		1.3
		CLKENB		1	1		
		CLKENBA		1	1		
		SEL0/1		0	0		
		After LEB1, 2, 3, or 4 $\downarrow$	B bus	1.5	1.5		
			After LEBA $\downarrow$	B bus	0.4		0.4
SEL0/1	0.1			0.1			

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54ABT16460, SN74ABT16460**  
**4-TO-1 MULTIPLEXED/DEMULTIPLEXED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS207B - OCTOBER 1992 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT16460		SN74ABT16460		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			160			160		160		MHz
$t_{PLH}$	B	A	2.5	3.6	5.9	2.5	7.1	2.5	6.5	ns
$t_{PHL}$			2	3.5	5.8	2	6.8	2	6.5	
$t_{PZH}$	$\overline{OE}A$	A	1.5	2.8	4.8	1.5	5.9	1.5	5.6	ns
$t_{PZL}$			1.5	2.6	4.6	1.5	5.5	1.5	5.2	
$t_{PHZ}$	$\overline{OE}A$	A	2.5	3.8	5.3	2.5	6	2.5	5.9	ns
$t_{PLZ}$			1.5	4.6	6.1	1.5	7	1.5	6.5	
$t_{PLH}$	A	B	2	3.2	5.2	2	6.2	2	5.7	ns
$t_{PHL}$			1.5	3.1	5.2	1.5	6.1	1.5	5.7	
$t_{PZH}$	$\overline{OE}B$	B	1.5	3.3	5.7	1.5	6.7	1.5	6.4	ns
$t_{PZL}$			1.5	3.2	5.5	1.5	6.6	1.5	6.3	
$t_{PHZ}$	$\overline{OE}B$	B	3	4.7	6.3	3	7.1	3	7	ns
$t_{PLZ}$			2	4	5.5	2	6.6	2	6.1	
$t_{PZH}$	$\overline{OE}B1, 2, 3, 4$	B	1.5	3	5.2	1.5	6	1.5	5.8	ns
$t_{PZL}$			1.5	2.9	4.9	1.5	5.9	1.5	5.6	
$t_{PHZ}$	$\overline{OE}B1, 2, 3, 4$	B	2.5	4	5.7	2.5	6.2	2.5	6.1	ns
$t_{PLZ}$			1.5	3.5	4.8	1.5	5.8	1.5	5.3	
$t_{PLH}$	CLKBA	A	1.5	4.2	6.7	1.5	8.1	1.5	7.4	ns
$t_{PHL}$			1.5	4.4	6.9	1.5	8.4	1.5	7.7	
$t_{PLH}$	CLKAB	B	2	3.4	5.6	2	6.8	2	6.2	ns
$t_{PHL}$			2	3.4	5.3	2	6.3	2	5.9	
$t_{PLH}$	LEBA	A	2	3	5	2	6.1	2	5.6	ns
$t_{PHL}$			2	3.1	4.8	2	5.8	2	5.3	
$t_{PLH}$	LEAB1, 2, 3, 4	B	2	3.2	5.2	2	6.3	2	5.8	ns
$t_{PHL}$			2	3.3	5	2	6.1	2	5.6	
$t_{PLH}$	LEBA1, 2, 3, 4	A	2.5	4	6.5	2.5	7.8	2.5	7.2	ns
$t_{PHL}$			2.5	4	6.1	2.5	7.5	2.5	6.8	
$t_{PLH}$	SEL	A	2	4.1	6.7	2	8.1	2	7.5	ns
$t_{PHL}$			2	3.8	6.2	2	7.3	2	6.9	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT16460, SN74ABT16460 4-TO-1 MULTIPLEXED/DEMULPLEXED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS207B - OCTOBER 1992 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**





# SN54ABT16470, SN74ABT16470 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS085C - FEBRUARY 1991 - REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description

The 'ABT16470 are 16-bit registered transceivers that contains two sets of D-type flip-flops for temporary storage of data flowing in either direction. The 'ABT16470 can be used as two 8-bit transceivers or one 16-bit transceiver. Separate clock (CLKAB or CLKBA) and output-enable ( $\overline{OEAB}$  or  $\overline{OEBA}$ ) inputs are provided for each register to permit independent control in either direction of data flow.


To avoid false clocking of the flip-flops, clock enable ( $\overline{CLKEN}$ ) should not be switched from high to low while CLK is high.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16470 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16470 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16470 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT16470 . . . WD PACKAGE  
SN74ABT16470 . . . DL PACKAGE  
(TOP VIEW)



Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA Information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

# SN54ABT16470, SN74ABT16470 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS085C - FEBRUARY 1991 - REVISED JULY 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54ABT16470, SN74ABT16470  
 16-BIT REGISTERED TRANSCEIVERS  
 WITH 3-STATE OUTPUTS

SCBS085C - FEBRUARY 1991 - REVISED JULY 1994

logic diagram (positive logic)



# SN54ABT16470, SN74ABT16470 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS085C - FEBRUARY 1991 - REVISED JULY 1994

FUNCTION TABLE†

INPUTS				OUTPUT
CLKENAB	CLKAB	OEAB	A	B
H	X	X	X	Z
X	X	H	X	Z
L	L	L	X	B <sub>0</sub> ‡
L	↑	L	L	L
L	↑	L	H	H

† A-to-B data flow is shown; B-to-A flow is similar but uses CLKENBA, CLKBA, and OEBA.

‡ Output level before the indicated steady-state input conditions were established.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage range, $V_{CC}$	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16470	96 mA
SN74ABT16470	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package	1.4 W
Storage temperature range	-65°C to 150°C

§ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT16470		SN74ABT16470		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10	ns/V
$T_A$	Operating free-air temperature					°C
		-55	125	-40	85	

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT16470, SN74ABT16470**  
**16-BIT REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS085C – FEBRUARY 1991 – REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16470		SN74ABT16470		UNIT	
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		V	
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3		3			
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2		2					
			I <sub>OH</sub> = -32 mA	2*				2			
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55			V	
			I <sub>OL</sub> = 64 mA		0.55*			0.55			
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μA	
	A or B ports				±100		±100		±100		
I <sub>OZH</sub> ‡		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			50		50		50	μA	
I <sub>OZL</sub> ‡		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-50		-50		-50	μA	
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA	
I <sub>CEX</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V			50		50		50	μA	
I <sub>O</sub> §		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-200		-50	-200	-50	-200	mA
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		2		2		2	mA	
			Outputs low		35		35		35		
			Outputs disabled		2		2		2		
ΔI <sub>CC</sub> ¶		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			0.5		0.5		0.5	mA	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			3					pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			8.5					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT16470		SN74ABT16470		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	150	0	150	0	150	MHz
t <sub>w</sub> #	Pulse duration, CLKAB or CLKBA high or low	3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before CLKAB↑ or CLKBA↑	4		4		4		ns
t <sub>h</sub>	Hold time, data after CLKAB↑ or CLKBA↑	1		1		1		ns

# This parameter is specified by design but not tested.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT16470, SN74ABT16470**  
**16-BIT REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS085C - FEBRUARY 1991 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT16470		SN74ABT16470		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			150			150		150		MHz
$t_{PLH}$	CLK	A or B	1.4	3.1	4.8	1.4	5.1	1.4	4.9	ns
$t_{PHL}$			1.3	3.2	4.6	1.3	5.1	1.3	4.9	
$t_{PZH}$	$\overline{OE}$	A or B	1	3.1	4.3	1	5	1	4.9	ns
$t_{PZL}$			1.2	3.6	5.8	1.2	6.9	1.2	6.8	
$t_{PHZ}$	$\overline{OE}$	A or B	1.9	3.7	4.9	1.9	6	1.9	5.5	ns
$t_{PLZ}$			1.6	3.3	4.8	1.6	5.4	1.6	5.3	
$t_{PZH}$	CLKEN	A or B	1	3.4	4.6	1	5.8	1	5.7	ns
$t_{PZL}$			1.2	3.9	6	1.2	7.3	1.2	7.2	
$t_{PHZ}$	CLKEN	A or B	1.7	3.9	5.2	1.7	6.2	1.7	5.8	ns
$t_{PLZ}$			1.5	3.6	5.3	1.5	5.5	1.5	5.4	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT16470, SN74ABT16470 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS085C - FEBRUARY 1991 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





# SN54ABT16500B, SN74ABT16500B 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS057E – DECEMBER 1990 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II™* BiCMOS Design Significantly Reduces Power Dissipation
- *UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 0.8$  V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high.

When LEAB is low, the A data is latched if  $\overline{\text{CLKAB}}$  is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch/flip-flop on the high-to-low transition of  $\overline{\text{CLKAB}}$ . Output-enable OEAB is active-high. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.


Data flow for B to A is similar to that of A to B but uses  $\overline{\text{OEBA}}$ , LEBA, and  $\overline{\text{CLKBA}}$ . The output enables are complementary (OEAB is active high and  $\overline{\text{OEBA}}$  is active low).

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74ABT16500B is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16500B is characterized over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16500B is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT16500B . . . WD PACKAGE  
SN74ABT16500B . . . DGG OR DL PACKAGE  
(TOP VIEW)



Widebus, EPIC-II, and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

**SN54ABT16500B, SN74ABT16500B**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS057E - DECEMBER 1990 - REVISED JULY 1994

**FUNCTION TABLE†**

INPUTS				OUTPUT
OEAB	LEAB	$\overline{\text{CLKAB}}$	A	B
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↓	L	L
H	L	↓	H	H
H	L	H	X	$B_0^\ddagger$
H	L	L	X	$B_0^\S$

† A-to-B data flow is shown; B-to-A flow is similar but uses  $\overline{\text{OEBA}}$ ,  $\overline{\text{LEBA}}$ , and  $\overline{\text{CLKBA}}$ .

‡ Output level before the indicated steady-state input conditions were established.


§ Output level before the indicated steady-state input conditions were established, provided that  $\overline{\text{CLKAB}}$  was low before LEAB went low.



**SN54ABT16500B, SN74ABT16500B**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS057E - DECEMBER 1990 - REVISED JULY 1994

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**SN54ABT16500B, SN74ABT16500B**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS057E - DECEMBER 1990 - REVISED JULY 1994

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16500B .....	96 mA
SN74ABT16500B .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT16500B, SN74ABT16500B 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS057E - DECEMBER 1990 - REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT16500B		SN74ABT16500B		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		$\mu$ s/V
$T_A$	Operating free-air temperature	-55	125	-40	85	$^{\circ}$ C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT16500B, SN74ABT16500B 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS057E - DECEMBER 1990 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16500B		SN74ABT16500B		UNIT
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5		2.5		2.5		V
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3		3		3		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA		2		2			
I <sub>OH</sub> = -32 mA			2*				2		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55			V
		I <sub>OL</sub> = 64 mA		0.55*			0.55		
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100			±100		μA
I <sub>CEX</sub>	Outputs high V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V			50		50		50	μA
I <sub>I</sub>	Control inputs V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μA
	A or B ports V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±20		±20		±20	
I <sub>O</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
I <sub>OZPU</sub>	V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 to 2.7 V, OE or OE = X			±50		±50		±50	μA
I <sub>OZPD</sub>	V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 to 2.7 V, OE or OE = X			±50		±50		±50	μA
I <sub>OZH</sub> §	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, OE ≥ 2 V, OE ≤ 0.8 V¶			10		10		10	μA
I <sub>OZL</sub> §	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, OE ≥ 2 V, OE ≤ 0.8 V¶			-10		-10		-10	μA
I <sub>CC</sub>	A or B ports V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		3		3		3	mA
		Outputs low		36		36		36	
		Outputs disabled		3		3		3	
ΔI <sub>CC</sub> #	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			50		50		50	μA
C <sub>i</sub>	Control inputs V <sub>I</sub> = 2.5 V or 0.5 V			3					pF
C <sub>io</sub>	A or B ports V <sub>O</sub> = 2.5 V or 0.5 V			9					pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

¶ For V<sub>CC</sub> between 2.1 V and 4 V, OE should be less than or equal to 0.5 V to ensure a low state.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT16500B, SN74ABT16500B 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS057E – DECEMBER 1990 – REVISED JULY 1994

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

			SN54ABT16500B		SN74ABT16500B		UNIT	
			MIN	MAX	MIN	MAX		
$f_{\text{clock}}$	Clock frequency		0	150	0	150	MHz	
$t_w^\dagger$	Pulse duration	LEAB or LEBA high	2.5		2.5		ns	
		CLKAB or CLKBA high or low	3		3			
$t_{\text{su}}$	Setup time	A before $\overline{\text{CLKAB}}\downarrow$	3		3		ns	
		B before $\overline{\text{CLKBA}}\downarrow$	3		3			
		A before LEAB $\downarrow$ or B before LEBA $\downarrow$	CLK high			1		
			CLK low	2.5		2.5		
$t_{\text{h}}$	Hold time	A after $\overline{\text{CLKAB}}\downarrow$ or B after $\overline{\text{CLKBA}}\downarrow$	0		0		ns	
		A after LEAB $\downarrow$ or B after LEBA $\downarrow$	2		2			

$^\dagger$  This parameter is specified by design but not tested.

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$			SN54ABT16500B		SN74ABT16500B		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{\text{max}}$			150	200		150		150	MHz	
$t_{\text{PLH}}$	A or B	B or A	1	2.5	3.6	1	4.2	1	4	ns
$t_{\text{PHL}}$			1	3.2	4.5	1	5.3	1	4.9	
$t_{\text{PLH}}$	LEAB or LEBA	B or A	1	3.2	4.5	1	5.6	1	5	ns
$t_{\text{PHL}}$			1	3.4	4.5	1	5.4	1	5	
$t_{\text{PLH}}$	$\overline{\text{CLKAB}}$ or $\overline{\text{CLKBA}}$	B or A	1	3.5	4.7	1	5.4	1	5.3	ns
$t_{\text{PHL}}$			1	3.5	4.7		5.4	1	5.3	
$t_{\text{PZH}}$	OEAB or $\overline{\text{OEBA}}$	B or A	1	3.4	4.6	1	5.3	1	5.1	ns
$t_{\text{PZL}}$			1.5	3.8	4.7	1.5	5.6	1.5	5.4	
$t_{\text{PHZ}}$	OEAB or $\overline{\text{OEBA}}$	B or A	1.5	4.5	5.7	1.5	6.9	1.5	6.5	ns
$t_{\text{PLZ}}$			1.4	3.4	4.7	1.4	5.8	1.4	5.4	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



**SN54ABT16500B, SN74ABT16500B**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS057E - DECEMBER 1990 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open


**LOAD CIRCUIT FOR OUTPUTS**




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

# SN54ABT16501, SN74ABT16501 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS086B – FEBRUARY 1991 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II B™* BiCMOS Design Significantly Reduces Power Dissipation
- *UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description

These 18-bit universal bus transceivers consist of storage elements that can operate either as D-type latches or D-type flip-flops to allow data flow in transparent or clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and  $\overline{\text{OEBA}}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.


Data flow for B to A is similar to that of A to B but uses  $\overline{\text{OEBA}}$ , LEBA, and CLKBA. The output enables are complementary (OEAB is active high and  $\overline{\text{OEBA}}$  is active low).

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74ABT16501 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16501 is characterized over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16501 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT16501 . . . WD PACKAGE  
SN74ABT16501 . . . DGG OR DL PACKAGE  
(TOP VIEW)



Widebus+, EPIC-II B, and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

**SN54ABT16501, SN74ABT16501**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS086B - FEBRUARY 1991 - REVISED JULY 1994

**FUNCTION TABLE†**


INPUTS				OUTPUT
OEAB	LEAB	CLKAB	A	B
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↑	L	L
H	L	↑	H	H
H	L	H	X	B <sub>0</sub> ‡
H	L	L	X	B <sub>0</sub> §

† A-to-B data flow is shown: B-to-A flow is similar but uses  $\overline{OEBA}$ , LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.

§ Output level before the indicated steady-state input conditions were established.

logic symbol¶



¶ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT16501, SN74ABT16501 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS086B – FEBRUARY 1991 – REVISED JULY 1994

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16501	96 mA
SN74ABT16501	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

# SN54ABT16501, SN74ABT16501 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS086B - FEBRUARY 1991 - REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT16501		SN74ABT16501		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled			10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16501		SN74ABT16501		UNIT
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2	-1.2		-1.2	V	
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5		2.5	V	
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3		3		
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2		2				
			I <sub>OH</sub> = -32 mA	2*			2			
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55		0.55	V	
			I <sub>OL</sub> = 64 mA			0.55*		0.55		
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND				±1		±1	μA	
	A or B ports					±100		±100		
I <sub>OZH</sub> ‡		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			50	50		50	μA	
I <sub>OZL</sub> ‡		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-50	-50		-50	μA	
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V						±100	μA	
I <sub>CEX</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V			50	50		50	μA	
I <sub>O</sub> §		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high			3	5	3	mA	
			Outputs low			76	76	76		
			Outputs disabled			3.3	5.3	3.3		
ΔI <sub>CC</sub> ¶	Control inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND				5	6	5	mA	
	A or B ports				1.5	1.5	1.5			
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			4				pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			8				pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



# SN54ABT16501, SN74ABT16501 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS086B - FEBRUARY 1991 - REVISED JULY 1994

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

		SN54ABT16501		SN74ABT16501		UNIT
		MIN	MAX	MIN	MAX	
$f_{\text{clock}}$	Clock frequency, CLKAB or CLKBA	0	105	0	105	MHz
$t_w$ †	Pulse duration	LEAB or LEBA high		3.3		ns
		CLKAB or CLKBA high or low		4.7		
$t_{\text{su}}$	Setup time	A before CLKAB↑ or B before CLKBA↑		4		ns
		A before LEAB↓ or B before LEBA↓	CLK high	4		
			CLK low	1.5		
$t_h$	Hold time	A after CLKAB↑ or B after CLKBA↑		1		ns
		A after LEAB↓ or B after LEBA↓		2.5		

† This parameter is specified by design but not tested.

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$			SN54ABT16501		SN74ABT16501		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{\text{max}}$	CLKAB or CLKBA		105	160		105		105		MHz
$t_{\text{PLH}}$	A or B	B or A	1	2.6	3.4	1	3.9	1	3.7	ns
$t_{\text{PHL}}$			1	2.6	3.4	1	4.1	1	4	
$t_{\text{PLH}}$	LEAB or LEBA	B or A	1.3	3.3	4.3	1.3	5.4	1.3	5.1	ns
$t_{\text{PHL}}$			1.4	3.1	4.1	1.4	4.6	1.4	4.4	
$t_{\text{PLH}}$	CLKAB or CLKBA	B or A	1.5	3.5	4.5	1.5	5.3	1.5	5	ns
$t_{\text{PHL}}$			1.3	3.1	4.1	1.3	4.6	1.3	4.4	
$t_{\text{PZH}}$	OEAB or $\overline{\text{OEBA}}$	B or A	1	3	4	1	4.8	1	4.7	ns
$t_{\text{PZL}}$			2.6	4.9	5.9	2.6	6.6	2.6	6.5	
$t_{\text{PHZ}}$	OEAB or $\overline{\text{OEBA}}$	B or A	1.6	3.9	4.9	1.6	5.9	1.6	5.8	ns
$t_{\text{PLZ}}$			1.1	3.4	4.4	1.1	5.1	1.1	4.9	

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT16501, SN74ABT16501**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS086B - FEBRUARY 1991 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

# SN54ABT16540, SN74ABT16540 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS208A – FEBRUARY 1991 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II B™* BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 1$  V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description

These 16-bit buffers and bus drivers provide a high-performance bus interface for wide data paths.


The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( $\overline{OE1}$  or  $\overline{OE2}$ ) input is high, all corresponding outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16540 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16540 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16540 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT16540 . . . WD PACKAGE  
SN74ABT16540 . . . DGG OR DL PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each 8-bit section)

INPUTS			OUTPUT Y
$\overline{OE1}$	$\overline{OE2}$	A	
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z

Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated




# SN54ABT16540, SN74ABT16540

## 16-BIT BUFFERS/DRIVERS


### WITH 3-STATE OUTPUTS

SCBS208A - FEBRUARY 1991 - REVISED JULY 1994

#### logic symbol



#### logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_{OL}$ : SN54ABT16540 .....	96 mA
SN74ABT16540 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT16540, SN74ABT16540 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS208A – FEBRUARY 1991 – REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT16540		SN74ABT16540		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			SN54ABT16540		SN74ABT16540		UNIT
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
$V_{IK}$	$V_{CC} = 4.5\text{ V}$ , $I_I = -18\text{ mA}$			-1.2	-1.2	-1.2		V	
$V_{OH}$	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -3\text{ mA}$	2.5			2.5	2.5		V	
	$V_{CC} = 5\text{ V}$ , $I_{OH} = -3\text{ mA}$	3			3	3			
	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -24\text{ mA}$	2			2			
$I_{OH} = -32\text{ mA}$		2*				2			
$V_{OL}$	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 48\text{ mA}$		0.55	0.55			V	
		$I_{OL} = 64\text{ mA}$		0.55*		0.55			
$I_I$	$V_{CC} = 5.5\text{ V}$ , $V_I = V_{CC}$ or GND			±1	±1	±1		µA	
$I_{OZH}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.7\text{ V}$			50	50	50		µA	
$I_{OZL}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 0.5\text{ V}$			-50	-50	-50		µA	
$I_{off}$	$V_{CC} = 0$ , $V_I$ or $V_O \leq 4.5\text{ V}$			±100		±100		µA	
$I_{CEX}$	Outputs high	$V_{CC} = 5.5\text{ V}$ , $V_O = 5.5\text{ V}$		50	50	50		µA	
$I_{O}^\ddagger$		$V_{CC} = 5.5\text{ V}$ , $V_O = 2.5\text{ V}$	-50	-100	-180	-50	-180		mA
	$I_{CC}$	Outputs high		2	2	2		mA	
		Outputs low	$V_{CC} = 5.5\text{ V}$ , $I_O = 0$ , $V_I = V_{CC}$ or GND		32	32	32		
		Outputs disabled			2	2	2		
$\Delta I_{CC}^\S$	Data inputs	$V_{CC} = 5.5\text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}$ or GND	Outputs enabled		1	1	1	mA	
			Outputs disabled		0.05	0.05	0.05		
	Control inputs	$V_{CC} = 5.5\text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}$ or GND		1.5	1.5	1.5			
$C_i$		$V_I = 2.5\text{ V}$ or $0.5\text{ V}$		7				pF	
$C_o$		$V_O = 2.5\text{ V}$ or $0.5\text{ V}$		7				pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at  $V_{CC} = 5\text{ V}$ .

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT16540, SN74ABT16540

## 16-BIT BUFFERS/DRIVERS

### WITH 3-STATE OUTPUTS

SCBS208A - FEBRUARY 1991 - REVISED JULY 1994


switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT16540		SN74ABT16540		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A	Y	1	2.3	3.3	1	4.2	1	4.1	ns
$t_{PHL}$			1.1	2.5	4.1	1.1	4.4	1.1	4.3	
$t_{PZH}$	$\overline{OE}$	Y	1.1	3.1	4.2	1.1	6.2	1.1	5.1	ns
$t_{PZL}$			1.6	3.7	4.8		6	1.6	5.9	
$t_{PHZ}$	$\overline{OE}$	Y	1.6	3.4	4.6	1.6	5.4	1.6	5.3	ns
$t_{PLZ}$			1.4	2.9	4.1	1.4	4.7	1.4	4.4	

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES  
 INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES  
 LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




# SN54ABT16541, SN74ABT16541 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS118B - FEBRUARY 1991 - REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II™* BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54ABT16541 ... WD PACKAGE  
SN74ABT16541 ... DGG OR DL PACKAGE  
(TOP VIEW)



## description

The 'ABT16541 are noninverting 16-bit buffers composed of two 8-bit sections with separate output-enable signals. For either 8-bit buffer section, the two output-enable ( $1\overline{OE}1$  and  $1\overline{OE}2$  or  $2\overline{OE}1$  and  $2\overline{OE}2$ ) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 8-bit buffer section are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16541 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16541 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16541 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

FUNCTION TABLE  
(each 8-bit section)

INPUTS			OUTPUT
$\overline{OE}1$	$\overline{OE}2$	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

Widebus and EPIC-II are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


**SN54ABT16541, SN74ABT16541**  
**16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS118B – FEBRUARY 1991 – REVISED JULY 1994

**logic symbol†**



**logic diagram (positive logic)**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16541 .....	96 mA
SN74ABT16541 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

# SN54ABT16541, SN74ABT16541 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS118B – FEBRUARY 1991 – REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT16541		SN74ABT16541		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16541		SN74ABT16541		UNIT
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		V
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3		3		
		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -24 mA	2			2				
		I <sub>OH</sub> = -32 mA	2*					2		
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 48 mA			0.55		0.55			V
		I <sub>OL</sub> = 64 mA			0.55*			0.55		
I <sub>I</sub>		V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1		±1		±1		μA
I <sub>OZH</sub>		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V		50		50		50		μA
I <sub>OZL</sub>		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V		-50		-50		-50		μA
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V		±100				±100		μA
I <sub>CEX</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V		50		50		50		μA
I <sub>O‡</sub>		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND		2		2		2		mA
	Outputs low			32		32		32		
	Outputs disabled			2		2		2		
ΔI <sub>CC</sub> §	Data inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Outputs enabled		1		1.5		1	mA
			Outputs disabled		0.05		0.05		0.05	
	Control inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND		1.5		1.5		1.5		
C <sub>i</sub>		V <sub>I</sub> = 2.5 V or 0.5 V		7						pF
C <sub>o</sub>		V <sub>O</sub> = 2.5 V or 0.5 V		7						pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



**SN54ABT16541, SN74ABT16541**

**16-BIT BUFFERS/DRIVERS**

**WITH 3-STATE OUTPUTS**

SCBS118B - FEBRUARY 1991 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT16541		SN74ABT16541		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A	Y	1	2.1	3	1	3.5	1	3.4	ns
$t_{PHL}$			1	2.5	3.6	1	4.3	1	4.2	
$t_{PZH}$	$\overline{OE}$	Y	1.3	3.2	4.3	1.3	5.3	1.3	5.2	ns
$t_{PZL}$			1.6	3.8	4.7	1.6	6.2	1.6	6	
$t_{PHZ}$	$\overline{OE}$	Y	1.3	3.4	4.4	1.3	5.4	1.3	5.1	ns
$t_{PLZ}$			1	2.7	3.6	1	4.3	1	3.9	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES  
 INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES  
 LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN54ABT16543, SN74ABT16543 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS087B – FEBRUARY 1991 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II B™* BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 1$  V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description

The 'ABT16543 16-bit registered transceivers contain two sets of D-type latches for temporary storage of data flowing in either direction. The 'ABT16543 can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable ( $\overline{LEAB}$  or  $\overline{LEBA}$ ) and output-enable ( $\overline{OEAB}$  or  $\overline{OEBA}$ ) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable ( $\overline{CEAB}$ ) input must be low in order to enter data from A or to output data from B. If  $\overline{CEAB}$  is low and  $\overline{LEAB}$  is low, the A-to-B latches are transparent; a subsequent low-to-high transition of  $\overline{LEAB}$  puts the A latches in the storage mode. With  $\overline{CEAB}$  and  $\overline{OEAB}$  both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$  inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16543 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16543 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16543 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT16543 . . . WD PACKAGE  
SN74ABT16543 . . . DGG OR DL PACKAGE  
(TOP VIEW)

$\overline{1OEAB}$	1	56	$\overline{1OEBA}$
$\overline{1LEAB}$	2	55	$\overline{1LEBA}$
$\overline{1CEAB}$	3	54	$\overline{1CEBA}$
GND	4	53	GND
1A1	5	52	1B1
1A2	6	51	1B2
$V_{CC}$	7	50	$V_{CC}$
1A3	8	49	1B3
1A4	9	48	1B4
1A5	10	47	1B5
GND	11	46	GND
1A6	12	45	1B6
1A7	13	44	1B7
1A8	14	43	1B8
2A1	15	42	2B1
2A2	16	41	2B2
2A3	17	40	2B3
GND	18	39	GND
2A4	19	38	2B4
2A5	20	37	2B5
2A6	21	36	2B6
$V_{CC}$	22	35	$V_{CC}$
2A7	23	34	2B7
2A8	24	33	2B8
GND	25	32	GND
$\overline{2CEAB}$	26	31	$\overline{2CEBA}$
$\overline{2LEAB}$	27	30	$\overline{2LEBA}$
$\overline{2OEAB}$	28	29	$\overline{2OEBA}$

Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

**SN54ABT16543, SN74ABT16543**  
**16-BIT REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS087B - FEBRUARY 1991 - REVISED JULY 1994

**FUNCTION TABLE†**  
(each 8-bit section)

INPUTS				OUTPUT B
CEAB	LEAB	OEAB	A	
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B <sub>0</sub> ‡
L	L	L	L	L
L	L	L	H	H


† A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

‡ Output level before the indicated steady-state input conditions were established.

SN54ABT16543, SN74ABT16543  
**16-BIT REGISTERED TRANSCEIVERS  
 WITH 3-STATE OUTPUTS**

SCBS087B - FEBRUARY 1991 - REVISED JULY 1994

logic symbol†





† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**SN54ABT16543, SN74ABT16543**  
**16-BIT REGISTERED TRANSCIEVERS**  
**WITH 3-STATE OUTPUTS**

SCBS087B - FEBRUARY 1991 - REVISED JULY 1994

**logic diagram (positive logic)**



# SN54ABT16543, SN74ABT16543 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS087B - FEBRUARY 1991 - REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_{OL}$ : SN54ABT16543 .....	96 mA
SN74ABT16543 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT16543		SN74ABT16543		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.



**SN54ABT16543, SN74ABT16543**  
**16-BIT REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS087B – FEBRUARY 1991 – REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16543		SN74ABT16543		UNIT
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		V
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3		3		
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2			
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55			V
			I <sub>OL</sub> = 64 mA		0.55*			0.55		
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μA
	A or B ports	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±100		±100		±100	
I <sub>OZH</sub> ‡		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			50		10		50	μA
I <sub>OZL</sub> ‡		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-50		-10		-50	μA
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA
ICEX	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V			50		50		50	μA
I <sub>O</sub> §		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-200	-50	-200	-50	-200	mA
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		2		2		2	mA
			Outputs low		35		35		35	
			Outputs disabled		2		2		2	
ΔI <sub>CC</sub> ¶		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			0.5		0.5		0.5	mA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			3					pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			8.5					pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT16543		SN74ABT16543		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration, $\overline{LEAB}$ or $\overline{LEBA}$ low	4		4		4		ns
t <sub>su</sub>	Setup time, data before $\overline{LEAB}\uparrow$ or $\overline{LEBA}\uparrow$	High	1.5	1.5		1.5		ns
		Low	3.5	3.5		3.5		
t <sub>h</sub>	Hold time, data after $\overline{LEAB}\uparrow$ or $\overline{LEBA}\uparrow$	High	1.5	1.5		1.5		ns
		Low	2	2		2		



**SN54ABT16543, SN74ABT16543**  
**16-BIT REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS087B – FEBRUARY 1991 – REVISED JULY 1994


switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT16543		SN74ABT16543		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A	1	2.5	3.3	0.8	3.9	1	3.8	ns
$t_{PHL}$			1	2.7	4.4	0.9	5.2	1	5.1	
$t_{PLH}$	$\overline{LE}$	A or B	1	3.1	4.3	1	5.3	1	5.2	ns
$t_{PHL}$			1.2	3.3	4.8	1.2	5.7	1.2	5.6	
$t_{PZH}$	$\overline{OE}$	A or B	1	3.4	4.3	0.8	5.3	1	5.2	ns
$t_{PZL}$			1.1	3.8	5.9	1.1	7.9	1.1	7	
$t_{PHZ}$	$\overline{OE}$	A or B	1.9	4	5	1.9	7.2	1.9	5.7	ns
$t_{PLZ}$			1.6	3.3	4.2	1.6	5	1.6	4.6	
$t_{PZH}$	$\overline{CE}$	A or B	1	3.8	4.9	0.9	6.3	1	6.2	ns
$t_{PZL}$			1.2	4.2	6.5	1.2	7.9	1.2	7.8	
$t_{PHZ}$	$\overline{CE}$	A or B	2	4.5	5.6	2	7.3	2	6.6	ns
$t_{PLZ}$			1.7	3.9	5.1	1.7	5.6	1.7	5.4	

**SN54ABT16543, SN74ABT16543**  
**16-BIT REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS087B - FEBRUARY 1991 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

# SN54ABT16600, SN74ABT16600 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS209A - JUNE 1992 - REVISED JULY 1994

- Members of the Texas Instruments *Widebus*™ Family
- State-of-the-Art *EPIC-II*™ BiCMOS Design Significantly Reduces Power Dissipation
- *UBT*™ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch-enable ( $\overline{LEAB}$  and  $\overline{LEBA}$ ), and clock ( $\overline{CLKAB}$  and  $\overline{CLKBA}$ ) inputs. The clock can be controlled by the clock-enable ( $\overline{CLKENAB}$  and  $\overline{CLKENBA}$ ) inputs. For A-to-B data flow, the device operates in the transparent mode when  $\overline{LEAB}$  is high. When  $\overline{LEAB}$  is low, the A data is latched if  $\overline{CLKAB}$  is held at a high or low logic level. If  $\overline{LEAB}$  is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of  $\overline{CLKAB}$ . Output enable  $\overline{OEAB}$  is active low. When  $\overline{OEAB}$  is low, the outputs are active. When  $\overline{OEAB}$  is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses  $\overline{OEBA}$ ,  $\overline{LEBA}$ ,  $\overline{CLKBA}$ , and  $\overline{CLKENBA}$ .

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16600 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16600 is characterized over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16600 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT16600...WD PACKAGE  
SN74ABT16600...DGG OR DL PACKAGE  
(TOP VIEW)

$\overline{OEAB}$	1	56	$\overline{CLKENAB}$
$\overline{LEAB}$	2	55	$\overline{CLKAB}$
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
$V_{CC}$	7	50	$V_{CC}$
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
$V_{CC}$	22	35	$V_{CC}$
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
$\overline{OEBA}$	27	30	$\overline{CLKBA}$
$\overline{LEBA}$	28	29	$\overline{CLKENBA}$

Widebus, EPIC-II, and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

**SN54ABT16600, SN74ABT16600**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS209A - JUNE 1992 - REVISED JULY 1994

**FUNCTION TABLE†**

INPUTS					OUTPUT
CLKENAB	OEAB	LEAB	CLKAB	A	B
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	B <sub>0</sub> ‡
H	L	L	X	X	B <sub>0</sub> ‡
L	L	L	↓	L	L
L	L	L	↓	H	H
L	L	L	H	X	B <sub>0</sub> ‡
L	L	L	L	X	B <sub>0</sub> §

† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

‡ Output level before the indicated steady-state input conditions were established.


§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.



# SN54ABT16600, SN74ABT16600 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS209A - JUNE 1992 - REVISED JULY 1994

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16600 .....	96 mA
SN74ABT16600 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



**SN54ABT16600, SN74ABT16600**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS209A – JUNE 1992 – REVISED JULY 1994

**recommended operating conditions (see Note 3)**

		SN54ABT16600		SN74ABT16600		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16600		SN74ABT16600		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5			2.5	V	
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3			3		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				
		I <sub>OH</sub> = -32 mA	2*					2		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55			V	
		I <sub>OL</sub> = 64 mA		0.55*			0.55			
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1	±1	±1	±1	μA	
	A or B ports				±20	±20	±20	±20		
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA	
I <sub>CEX</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V		50		50		50	μA	
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
I <sub>OZH</sub> §	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			10		10		10	μA	
I <sub>OZL</sub> §	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-10		-10		-10	μA	
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		3		3		3	mA
			Outputs low		36		36		36	
			Outputs disabled		3		3		3	
ΔI <sub>CC</sub> ¶	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			50		50		50	μA	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V		3					pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V		9					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT16600, SN74ABT16600 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS209A – JUNE 1992 – REVISED JULY 1994

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

		SN54ABT16600		SN74ABT16600		UNIT
		MIN	MAX	MIN	MAX	
$f_{\text{clock}}$	Clock frequency	0	150	0	150	MHz
$t_w$	Pulse duration	LEAB or LEBA high		2.5		ns
		CLKAB or CLKBA high or low		3		
$t_{\text{su}}$	Setup time	A before CLKAB↓ or B before CLKBA↓		3		ns
		A before LEAB↓ or B before LEBA↓		2.5		
		CLKEN before CLK↓		2.5		
$t_h$	Hold time	A after CLKAB↓ or B after CLKBA↓		0		ns
		A after LEAB↓ or B after LEBA↓		2		
		CLKEN after CLK↓		1		

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$			SN54ABT16600		SN74ABT16600		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{\text{max}}$			150			150		150	MHz	
$t_{\text{PLH}}$	A or B	B or A	1.5	2.5	3.6	1.5	4.2	1.5	4	ns
$t_{\text{PHL}}$			1.5	3.2	4.5	1.5	5.3	1.5	4.9	
$t_{\text{PLH}}$	LEAB or LEBA	B or A	2	3.2	4.5	2	5.6	2	5	ns
$t_{\text{PHL}}$			2	3.4	4.5	2	5.4	2	5	
$t_{\text{PLH}}$	CLKAB or CLKBA	B or A	2	3.5	4.7	2	5.4	2	5.3	ns
$t_{\text{PHL}}$			2	3.5	4.3	2	5.2	2	5	
$t_{\text{PZH}}$	OEAB or OEBA	B or A	1.5	3.4	4.6	1.5	5.3	1.5	5.1	ns
$t_{\text{PZL}}$			2	3.8	4.7	2	5.6	2	5.4	
$t_{\text{PHZ}}$	OEAB or OEBA	B or A	2	4.5	5.4	2	6.6	2	6.2	ns
$t_{\text{PLZ}}$			1.5	3.4	4.7	1.5	5.8	1.5	5.4	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



**SN54ABT16600, SN74ABT16600**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS209A - JUNE 1992 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**



# SN54ABT16601, SN74ABT16601 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS210B – JUNE 1992 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II<sup>B</sup>*™ BiCMOS Design Significantly Reduces Power Dissipation
- *UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable ( $\overline{CLKENAB}$  and  $\overline{CLKENBA}$ ) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable  $\overline{OEAB}$  is active low. When  $\overline{OEAB}$  is low, the outputs are active. When  $\overline{OEAB}$  is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses  $\overline{OEBA}$ , LEBA, CLKBA, and  $\overline{CLKENBA}$ .

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16601 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16601 is characterized over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16601 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT16601 . . . WD PACKAGE  
SN74ABT16601 . . . DGG OR DL PACKAGE  
(TOP VIEW)

$\overline{OEAB}$	1	56	$\overline{CLKENAB}$
LEAB	2	55	CLKAB
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
$V_{CC}$	7	50	$V_{CC}$
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
$V_{CC}$	22	35	$V_{CC}$
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
$\overline{OEBA}$	27	30	CLKBA
LEBA	28	29	$\overline{CLKENBA}$

Widebus, EPIC-II<sup>B</sup>, and UBT are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

**SN54ABT16601, SN74ABT16601**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS210B - JUNE 1992 - REVISED JULY 1994

**FUNCTION TABLE**


INPUTS					OUTPUT
CLKENAB	OEAB	LEAB	CLKAB	A	B
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	B <sub>0</sub> <sup>†</sup>
H	L	L	X	X	B <sub>0</sub> <sup>†</sup>
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	L	L	X	B <sub>0</sub> <sup>‡</sup>
L	L	L	H	X	B <sub>0</sub> <sup>§</sup>

<sup>†</sup> A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

<sup>‡</sup> Output level before the indicated steady-state input conditions were established.

<sup>§</sup> Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.

**logic diagram (positive logic)**



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT16601, SN74ABT16601 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS210B - JUNE 1992 - REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16601 .....	96 mA
SN74ABT16601 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT16601		SN74ABT16601		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.



**SN54ABT16601, SN74ABT16601**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS210B - JUNE 1992 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16601		SN74ABT16601		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		V	
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3		3			
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				
I <sub>OH</sub> = -32 mA		2*					2			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55			V	
		I <sub>OL</sub> = 64 mA		0.55*			0.55			
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1		±1		±1	μA	
	A or B ports			±20		±100		±20		
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA	
I <sub>CEX</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V		50		50		50	μA	
I <sub>O</sub> ‡		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
I <sub>OZH</sub> §		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V		10		10		10	μA	
I <sub>OZL</sub> §		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V		-10		-10		-10	μA	
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high	1.9	3	2		3	mA	
			Outputs low	28	36	35		36		
			Outputs disabled	1.6	3	2		3		
ΔI <sub>CC</sub> ¶		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			50			50	μA	
							1.5		mA	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V		3					pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V		9					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

		SN54ABT16601		SN74ABT16601		UNIT	
		MIN	MAX	MIN	MAX		
f <sub>clock</sub>	Clock frequency	0	150	0	150	MHz	
t <sub>w</sub>	Pulse duration	LEAB or LEBA high	2.5		2.5	ns	
		CLKAB or CLKBA high or low	3		3		
t <sub>su</sub>	Setup time	A before CLKAB↑ or B before CLKBA↑	4.6		4	ns	
		A before LEAB↓ or B before LEBA↓	CLK high	2.5			2.5
			CLK low	1.3			1
		CLKEN before CLK↑	2.9		2.5		
t <sub>h</sub>	Hold time	A after CLKAB↑ or B after CLKBA↑	0.4		0	ns	
		A after LEAB↓ or B after LEBA↓	2.8		2		
		CLKEN after CLK↑	0		0		



**SN54ABT16601, SN74ABT16601**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS210B - JUNE 1992 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT16601		SN74ABT16601		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			150	200		150		150		MHz
t <sub>PLH</sub>	A or B	B or A	1.5	2.5	3.6	1	4.6	1.5	4	ns
t <sub>PHL</sub>			1.5	3.4	4.7	1	5.1	1.5	4.9	
t <sub>PLH</sub>	LEAB or LEBA	B or A	2	3.4	4.7	1	5.6	2	5	ns
t <sub>PHL</sub>			2	3.7	5	1	5.5	2	5.2	
t <sub>PLH</sub>	CLKAB or CLKBA	B or A	1.5	3.2	4.5	1	5.2	1.5	4.7	ns
t <sub>PHL</sub>			1.5	3.2	4.4	1	5	1.5	4.6	
t <sub>PZH</sub>	$\overline{OEAB}$ or $\overline{OEBA}$	B or A	2	4	5	1	5.7	2	5.5	ns
t <sub>PZL</sub>			2	4.2	5.6	1	6	2	5.8	
t <sub>PHZ</sub>	$\overline{OEAB}$ or $\overline{OEBA}$	B or A	2	4.5	5.4	1	6.8	2	6.2	ns
t <sub>PLZ</sub>			1.5	3.4	4.7	1	6.3	1.5	5.4	



**SN54ABT16601, SN74ABT16601**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS210B - JUNE 1992 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**




# SN54ABT16623, SN74ABT16623 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS211A – FEBRUARY 1991 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II B™* BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 1$  V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54ABT16623 . . . WD PACKAGE  
SN74ABT16623 . . . DL PACKAGE  
(TOP VIEW)



## description

The 'ABT16623 are 16-bit transceivers designed for asynchronous communication between data buses. The control function implementation allows for maximum flexibility in timing. The 'ABT16623 provides true data at its outputs.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the output-enable (OEAB and  $\overline{\text{OEBA}}$ ) inputs. The output-enable inputs can be used to disable the device so that the buses are effectively isolated. The dual-enable configuration gives the transceivers the capability of storing data by simultaneously enabling OEAB and  $\overline{\text{OEBA}}$ . Each output reinforces its input in this configuration. When both OEAB and  $\overline{\text{OEBA}}$  are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (32 in all) remain at their last states.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OEBA}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74ABT16623 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16623 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16623 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated




# SN54ABT16623, SN74ABT16623 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS211A - FEBRUARY 1991 - REVISED JULY 1994


FUNCTION TABLE  
(each 8-bit section)

INPUTS		OPERATION
$\overline{OEBA}$	OEAB	
L	L	B data to A bus
L	H	B data to A bus, A data to B bus
H	L	Isolation
H	H	A data to B bus

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN54ABT16623, SN74ABT16623 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS211A - FEBRUARY 1991 - REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_{O1}$ : SN54ABT16623 .....	96 mA
SN74ABT16623 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package .....	1.2 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT16623		SN74ABT16623		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			5	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

**SN54ABT16623, SN74ABT16623**  
**16-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS211A - FEBRUARY 1991 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			SN54ABT16623		SN74ABT16623		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
$V_{IK}$	$V_{CC} = 4.5\text{ V}$ , $I_I = -18\text{ mA}$			-1.2		-1.2		-1.2	V	
$V_{OH}$	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -3\text{ mA}$		2.5		2.5		2.5		V	
	$V_{CC} = 5\text{ V}$ , $I_{OH} = -3\text{ mA}$		3		3		3			
	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -24\text{ mA}$	2		2					
$V_{OL}$	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 48\text{ mA}$		0.55		0.55			V	
		$I_{OL} = 64\text{ mA}$		0.55*			0.55			
$I_I$	Control inputs	$V_{CC} = 5.5\text{ V}$ , $V_I = V_{CC}$ or GND		$\pm 1$		$\pm 1$		$\pm 1$	$\mu\text{A}$	
	A or B ports	$V_{CC} = 5.5\text{ V}$ , $V_I = V_{CC}$ or GND		$\pm 100$		$\pm 100$		$\pm 100$		
$I_{OZH}^\ddagger$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.7\text{ V}$		50		50		50	$\mu\text{A}$		
$I_{OZL}^\ddagger$	$V_{CC} = 5.5\text{ V}$ , $V_O = 0.5\text{ V}$		-50		-50		-50	$\mu\text{A}$		
$I_{off}$	$V_{CC} = 0$ , $V_I$ or $V_O \leq 4.5\text{ V}$		$\pm 100$				$\pm 100$	$\mu\text{A}$		
$I_{CEX}$	Outputs high	$V_{CC} = 5.5\text{ V}$ , $V_O = 5.5\text{ V}$		50		50		50	$\mu\text{A}$	
$I_{OS}^\S$		$V_{CC} = 5.5\text{ V}$ , $V_O = 2.5\text{ V}$	-50	-100	-180	-50	-180	-50	-180	mA
$I_{CC}$	A or B ports	$V_{CC} = 5.5\text{ V}$ , $I_O = 0$ , $V_I = V_{CC}$ or GND		Outputs high	2		2		2	mA
				Outputs low	35		35		35	
				Outputs disabled	2		2		2	
$\Delta I_{CC}^\parallel$	Data inputs	$V_{CC} = 5.5\text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}$ or GND		Outputs enabled	1		1.5		1	mA
				Outputs disabled	0.05		0.05		0.05	
	Control inputs	$V_{CC} = 5.5\text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}$ or GND		1.5		1.5		1.5		
$C_i$	Control inputs	$V_I = 2.5\text{ V}$ or $0.5\text{ V}$		3					pF	
$C_{io}$	A or B ports	$V_O = 2.5\text{ V}$ or $0.5\text{ V}$		8					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at  $V_{CC} = 5\text{ V}$ .

‡ The parameters  $I_{OZH}$  and  $I_{OZL}$  include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50\text{ pF}$  (unless otherwise noted) (see Figure 1)**


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5\text{ V}$ , $T_A = 25^\circ\text{C}$			SN54ABT16623		SN74ABT16623		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A	1	2	3.2	1	3.7	1	3.6	ns
$t_{PHL}$			1	2.2	3.4	1	4.4	1	4.3	
$t_{PZH}$	$\overline{OEBA}$ or OEAB	A or B	1.1	3	4	1.1	5	1.1	4.9	ns
$t_{PZL}$			1.4	3.3	4.9	1.4	6.2	1.4	6	
$t_{PHZ}$	$\overline{OEBA}$ or OEAB	A or B	1	3.5	4.9	1	6.2	1	6	ns
$t_{PLZ}$			1.4	2.8	4.7	1.4	5.6	1.4	5.4	

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




# SN54ABT16640, SN74ABT16640 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS107B - APRIL 1992 - REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II B™* BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54ABT16640 . . . WD PACKAGE  
SN74ABT16640 . . . DL PACKAGE  
(TOP VIEW)



## description

The 'ABT16640 are inverting 16-bit transceivers designed for asynchronous communication between data buses.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or

from the B bus to the A bus, depending upon the logic level at the direction-control (1DIR and 2DIR) inputs. The output-enable ( $1\overline{OE}$  and  $2\overline{OE}$ ) inputs can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16640 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16640 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16640 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

FUNCTION TABLE  
(each 8-bit section)

INPUTS		OPERATION
$\overline{OE}$	DIR	
L	L	$\overline{B}$ data to A bus
L	H	$\overline{A}$ data to B bus
H	X	Isolation

Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1994, Texas Instruments Incorporated

# SN54ABT16640, SN74ABT16640 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS107B - APRIL 1992 - REVISED JULY 1994

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16640 .....	96 mA
SN74ABT16640 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package .....	1.2 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT16640, SN74ABT16640 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS107B - APRIL 1992 - REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT16640		SN74ABT16640		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C		SN54ABT16640		SN74ABT16640		UNIT
		MIN	TYP†	MAX	MIN	MAX	MIN	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5		2.5		2.5		V
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3		3		3		
	V <sub>CC</sub> = 4.5 V			2		2		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA		0.55		0.55		V
		I <sub>OH</sub> = -32 mA	2*			2		
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1		±1		μA
	A or B ports	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±100		±100		
I <sub>OZH</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V		50		50		50	μA
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V		-50		-50		-50	μA
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V		±100				±100	μA
I <sub>CEX</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V		50		50		μA
I <sub>O</sub> §	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	50	-180	mA
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND		2		2		mA
		Outputs high		32		32		
		Outputs disabled		2		2		
ΔI <sub>CC</sub> ¶	Data inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND		1		1.5		mA
		Outputs enabled		0.05		0.05		
	Control inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND		1.5		1.5		
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V		3				pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V		8				pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



**SN54ABT16640, SN74ABT16640**  
**16-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS107B - APRIL 1992 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT16640		SN74ABT16640		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	B or A	1	2.5	3.4	1	4.4	1	4.3	ns
t <sub>PHL</sub>			1.1	2.8	3.6	1.1	4	1.1	3.9	
t <sub>PZH</sub>	$\overline{OE}$	A or B	1.2	3.5	4.5	1.2	5.6	1.2	5.5	ns
t <sub>PZL</sub>			1.5	3.9	5	1.5	6.4	1.5	6.3	
t <sub>PHZ</sub>	$\overline{OE}$	A or B	1.8	3.8	4.8	1.8	6.5	1.8	6.3	ns
t <sub>PLZ</sub>			1.5	3	3.9	1.5	4.4	1.5	4.2	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES  
 INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES  
 LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN54ABT16646, SN74ABT16646 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS212A - JUNE 1992 - REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II B™* BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description

The 'ABT16646 consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT16646.


Output-enable ( $\overline{OE}$ ) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. The direction control (DIR) determines which bus receives data when  $\overline{OE}$  is low. In the isolation mode ( $\overline{OE}$  high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16646 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

SN54ABT16646 . . . WD PACKAGE  
SN74ABT16646 . . . DL PACKAGE  
(TOP VIEW)



Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

**SN54ABT16646, SN74ABT16646**  
**16-BIT BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS212A - JUNE 1992 - REVISED JULY 1994

**description (continued)**

The SN54ABT16646 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .  
 The SN74ABT16646 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


**FUNCTION TABLE**

INPUTS						DATA I/O		OPERATION OR FUNCTION
$\overline{\text{OE}}$	DIR	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
X	X	↑	X	X	X	Input	Unspecified <sup>†</sup>	Store A, B unspecified <sup>†</sup>
X	X	X	↑	X	X	Unspecified <sup>†</sup>	Input	Store B, A unspecified <sup>†</sup>
H	X	↑	↑	X	X	Input	Input	Store A and B data
H	X	H or L	H or L	X	X	Input disabled	Input disabled	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
L	H	X	X	L	X	Input	Output	Real-time A data to B bus
L	H	H or L	X	H	X	Input	Output	Stored A data to B bus


<sup>†</sup> The data output functions may be enabled or disabled by various signals at the  $\overline{\text{OE}}$  and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.

# SN54ABT16646, SN74ABT16646 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS


SCBS212A - JUNE 1992 - REVISED JULY 1994




**REAL-TIME TRANSFER  
BUS B TO BUS A**



**REAL-TIME TRANSFER  
BUS A TO BUS B**



**STORAGE FROM  
A, B, OR A AND B**




**TRANSFER STORED DATA  
TO A AND/OR B**

**Figure 1. Bus-Management Functions**

**SN54ABT16646, SN74ABT16646**  
**16-BIT BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS212A - JUNE 1992 - REVISED JULY 1994

**logic symbol†**




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54ABT16646, SN74ABT16646  
 16-BIT BUS TRANSCEIVERS AND REGISTERS  
 WITH 3-STATE OUTPUTS

SCBS212A - JUNE 1992 - REVISED JULY 1994

logic diagram (positive logic)





**SN54ABT16646, SN74ABT16646**  
**16-BIT BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS212A - JUNE 1992 - REVISED JULY 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16646 .....	96 mA
SN74ABT16646 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 3)**

		SN54ABT16646		SN74ABT16646		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.



**SN54ABT16646, SN74ABT16646**  
**16-BIT BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS212A - JUNE 1992 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16646		SN74ABT16646		UNIT
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5			2.5	V
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3			3	
	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -24 mA	2			2			2	
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 48 mA			0.55		0.55			V
				0.55*				0.55	
I <sub>I</sub>	Control inputs, V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μA
	A or B ports, V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±20		±20		±20	
I <sub>OZH</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			10		10		10	μA
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-10		-10		-10	μA
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA
I <sub>CEX</sub>	Outputs high, V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V			50		50		50	μA
I <sub>O</sub> §	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	A or B ports, V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		2		2		2	mA
		Outputs low		32		32		32	
		Outputs disabled		2		2		2	
ΔI <sub>CC</sub> ¶	Data inputs, V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Outputs enabled		50		50		50	μA
		Outputs disabled		50		50		50	
	Control inputs, V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND		50		50		50		
C <sub>i</sub>	Control inputs, V <sub>I</sub> = 2.5 V or 0.5 V			4					pF
C <sub>io</sub>	A or B ports, V <sub>O</sub> = 2.5 V or 0.5 V			8					pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)**

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT16646		SN74ABT16646		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	125	0	125	0	125	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	4.3		4.3		4.3		ns
t <sub>su</sub>	Setup time, A or B before CLKAB↑ or CLKBA↑	3		4		3		ns
t <sub>h</sub>	Hold time, A or B after CLKAB↑ or CLKBA↑	0		0.5		0		ns



**SN54ABT16646, SN74ABT16646**  
**16-BIT BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS212A – JUNE 1992 – REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT16646		SN74ABT16646		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			125			125		125		MHz
$t_{PLH}$	CLKBA or CLKAB	A or B	1.5	3.1	4	1	5	1.5	4.9	ns
$t_{PHL}$			1.5	3.2	4.1	1	5	1.5	4.7	
$t_{PLH}$	A or B	B or A	1	2.3	3.2	0.6	4	1	3.9	ns
$t_{PHL}$			1	3	4.1	0.6	4.9	1	4.6	
$t_{PLH}$	SAB or SBA†	B or A	1	2.9	4.3	0.6	5.3	1	5	ns
$t_{PHL}$			1	3.1	4.3	0.6	5.3	1	5	
$t_{PZH}$	$\overline{OE}$	A or B	1	3.4	4.6	0.6	5.9	1	5.5	ns
$t_{PZL}$			1.5	3.5	4.9	1	6	1.5	5.7	
$t_{PHZ}$	$\overline{OE}$	A or B	1.5	3.9	4.9	1	6.4	1.5	5.4	ns
$t_{PLZ}$			1.5	3.1	4.1	1	4.7	1.5	4.5	
$t_{PZH}$	DIR	A or B	1	3.2	4.5	0.6	5.8	1	5.4	ns
$t_{PZL}$			1.5	3.4	4.8	1	6.7	1.5	5.6	
$t_{PHZ}$	DIR	A or B	2	4.2	5.7	1.2	7.1	2	6.7	ns
$t_{PLZ}$			1.5	3.6	5.1	1	6.2	1.5	5.9	

† These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

# SN54ABT16646, SN74ABT16646 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS


SCBS212A – JUNE 1992 – REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	7 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



# SN54ABT16652, SN74ABT16652 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS215A - FEBRUARY 1991 - REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II B™* BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description

The 'ABT16652 are 16-bit bus transceivers that consist of D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. These devices can be used as two 8-bit transceivers or one 16-bit transceiver.

Output-enable (OEAB and  $\overline{OEBA}$ ) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT16652.

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and  $\overline{OEBA}$ . In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

To ensure the high-impedance state during power up or power down,  $\overline{OEBA}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver (B to A). OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver (A to B).

The SN74ABT16652 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

SN54ABT16652...WD PACKAGE  
SN74ABT16652...DL PACKAGE  
(TOP VIEW)

10EAB	1	56	$\overline{1OEBA}$
1CLKAB	2	55	1CLKBA
1SAB	3	54	1SBA
GND	4	53	GND
1A1	5	52	1B1
1A2	6	51	1B2
$V_{CC}$	7	50	$V_{CC}$
1A3	8	49	1B3
1A4	9	48	1B4
1A5	10	47	1B5
GND	11	46	GND
1A6	12	45	1B6
1A7	13	44	1B7
1A8	14	43	1B8
2A1	15	42	2B1
2A2	16	41	2B2
2A3	17	40	2B3
GND	18	39	GND
2A4	19	38	2B4
2A5	20	37	2B5
2A6	21	36	2B6
$V_{CC}$	22	35	$V_{CC}$
2A7	23	34	2B7
2A8	24	33	2B8
GND	25	32	GND
2SAB	26	31	2SBA
2CLKAB	27	30	2CLKBA
2OEAB	28	29	$2\overline{OEBA}$

Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

**SN54ABT16652, SN74ABT16652**  
**16-BIT BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS215A – FEBRUARY 1991 – REVISED JULY 1994

**description (continued)**

The SN54ABT16652 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .  
 The SN74ABT16652 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE**

INPUTS						DATA I/O†		OPERATION OR FUNCTION
OEAB	$\overline{\text{OEBA}}$	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
L	H	H or L	H or L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	H or L	X	X	Input	Unspecified‡	Store A, hold B
H	H	↑	↑	X‡	X	Input	Output	Store A in both registers
L	X	H or L	↑	X	X	Unspecified‡	Input	Hold A, store B
L	L	↑	↑	X	X‡	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
H	H	X	X	L	X	Input	Output	Real-time A data to B bus
H	H	H or L	X	H	X	Input	Output	Stored A data to B bus
H	L	H or L	H or L	H	H	Output	Output	Stored A data to B bus and stored B data to A bus

† The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.

‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered in order to load both registers.

SN54ABT16652, SN74ABT16652  
 16-BIT BUS TRANSCEIVERS AND REGISTERS  
 WITH 3-STATE OUTPUTS

SCBS215A - FEBRUARY 1991 - REVISED JULY 1994





Figure 1. Bus-Management Functions



**SN54ABT16652, SN74ABT16652**  
**16-BIT BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS215A - FEBRUARY 1991 - REVISED JULY 1994

logic symbol†





† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54ABT16652, SN74ABT16652  
 16-BIT BUS TRANSCEIVERS AND REGISTERS  
 WITH 3-STATE OUTPUTS

SCBS215A - FEBRUARY 1991 - REVISED JULY 1994

logic diagram (positive logic)



# SN54ABT16652, SN74ABT16652 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS215A - FEBRUARY 1991 - REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16652	96 mA
SN74ABT16652	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

	SN54ABT16652		SN74ABT16652		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$ High-level input voltage	2		2		V
$V_{IL}$ Low-level input voltage		0.8		0.8	V
$V_I$ Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$ High-level output current		-24		-32	mA
$I_{OL}$ Low-level output current		48		64	mA
$\Delta t/\Delta v$ Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$ Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.



# SN54ABT16652, SN74ABT16652 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS215A - FEBRUARY 1991 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16652		SN74ABT16652		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5			2.5	V	
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3			3		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				
		I <sub>OH</sub> = -32 mA	2*					2		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55			V	
		I <sub>OL</sub> = 64 mA		0.55*			0.55			
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1		±1		±1	μA	
	A or B ports	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±20		±20		±20		
I <sub>OZH</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			10		10		10	μA	
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-10		-10		-10	μA	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA	
I <sub>CEX</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V		50		50		50	μA	
I <sub>O</sub> §	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180		-50	-180	-50	-180	mA
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		2		2		2	mA
			Outputs low		32		32		32	
			Outputs disabled		2		2		2	
ΔI <sub>CC</sub> ¶	Data inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Outputs enabled		50		50		50	μA
			Outputs disabled		50		50		50	
	Control inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			50		50		50	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			4				pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			8				pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)**

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT16652		SN74ABT16652		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	125	0	125	0	125	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	4.3		4.3		4.3		ns
t <sub>su</sub>	Setup time, A or B before CLKAB↑ or CLKBA↑	3		4		3		ns
t <sub>h</sub>	Hold time, A or B after CLKAB↑ or CLKBA↑	0		0.5		0		ns



**SN54ABT16652, SN74ABT16652**  
**16-BIT BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS215A - FEBRUARY 1991 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC = 5 V, TA = 25°C			SN54ABT16652		SN74ABT16652		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			125			125		125		MHz
t <sub>PLH</sub>	CLK	B or A	1.5	3.1	4	1	5	1.5	4.9	ns
t <sub>PHL</sub>			1.5	3.2	4.1	1	5	1.5	4.7	
t <sub>PLH</sub>	A or B	B or A	1	2.3	3.2	0.6	4	1	3.9	ns
t <sub>PHL</sub>			1	3	4.1	0.6	4.9	1	4.6	
t <sub>PLH</sub>	SAB or SBA†	B or A	1	2.9	4.3	0.6	5.3	1	5	ns
t <sub>PHL</sub>			1	3.1	4.3	0.6	5.3	1	5	
t <sub>PZH</sub>	$\overline{OEBA}$	A	1	2.8	4.1	0.6	5.2	1	5	ns
t <sub>PZL</sub>			1.5	3.1	4.4	1	5.4	1.5	5.3	
t <sub>PHZ</sub>	$\overline{OEBA}$	A	1.5	3.4	4.4	0.8	5.3	1.5	4.9	ns
t <sub>PLZ</sub>			1.5	2.7	3.6	1	5.3	1.5	4	
t <sub>PZH</sub>	OEAB	B	1	2.6	3.6	0.8	4.7	1	4.2	ns
t <sub>PZL</sub>			1.5	2.8	3.9	1	5	1.5	4.6	
t <sub>PHZ</sub>	OEAB	B	2	4.2	5.5	1	6.4	2	5.9	ns
t <sub>PLZ</sub>			1.5	3.4	4.5	1	5.9	1.5	5.2	


† These parameters are measured with the internal output state of the storage register opposite to that of the bus input.



SN54ABT16652, SN74ABT16652  
 16-BIT BUS TRANSCEIVERS AND REGISTERS  
 WITH 3-STATE OUTPUTS


SCBS215A - FEBRUARY 1991 - REVISED JULY 1994

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES  
 INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES  
 LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms




# SN54ABT16657, SN74ABT16657 16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

SCBS103A – FEBRUARY 1992 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II<sup>B</sup>*™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54ABT16657 . . . WD PACKAGE  
SN74ABT16657 . . . DL PACKAGE  
(TOP VIEW)



## description

The 'ABT16657 contains two noninverting octal transceiver sections with separate parity generator/checker circuits and control signals. For either section, the transmit/receive ( $1T/\bar{R}$  or  $2T/\bar{R}$ ) input determines the direction of data flow. When  $1T/\bar{R}$  (or  $2T/\bar{R}$ ) is high, data flows from the 1A (or 2A) port to the 1B (or 2B) port (transmit mode); when  $1T/\bar{R}$  (or  $2T/\bar{R}$ ) is low, data flows from the 1B (or 2B) port to the 1A (or 2A) port (receive mode). When the output-enable ( $1\bar{OE}$  or  $2\bar{OE}$ ) input is high, both the 1A (or 2A) and 1B (or 2B) ports are in the high-impedance state.

Odd or even parity is selected by a logic high or low level, respectively, on the  $1\text{ODD}/\overline{\text{EVEN}}$  (or  $2\text{ODD}/\overline{\text{EVEN}}$ ) input.  $1\text{PARITY}$  (or  $2\text{PARITY}$ ) carries the parity bit value; it is an output from the parity generator/checker in the transmit mode and an input to the parity generator/checker in the receive mode.

In the transmit mode, after the 1A (or 2A) bus is polled to determine the number of high bits,  $1\text{PARITY}$  (or  $2\text{PARITY}$ ) is set to the logic level that maintains the parity sense selected by the level at the  $1\text{ODD}/\overline{\text{EVEN}}$  (or  $2\text{ODD}/\overline{\text{EVEN}}$ ) input. For example, if  $1\text{ODD}/\overline{\text{EVEN}}$  is low (even parity selected) and there are five high bits on the 1A bus, then  $1\text{PARITY}$  is set to the logic high level so that an even number of the nine total bits (eight 1A-bus bits plus parity bit) are high.

In the receive mode, after the 1B (or 2B) bus is polled to determine the number of high bits, the  $1\bar{\text{ERR}}$  (or  $2\bar{\text{ERR}}$ ) output logic level indicates whether or not the data to be received exhibits the correct parity sense. For example, if  $1\text{ODD}/\overline{\text{EVEN}}$  is high (odd parity selected),  $1\text{PARITY}$  is high, and there are three high bits on the 1B bus, then  $1\bar{\text{ERR}}$  is low, indicating a parity error.

To ensure the high-impedance state during power up or power down,  $\bar{\text{OE}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Widebus and EPIC-II<sup>B</sup> are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated



**SN54ABT16657, SN74ABT16657**  
**16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS**  
**AND 3-STATE OUTPUTS**

SCBS103A – FEBRUARY 1992 – REVISED JULY 1994

**description (continued)**

The SN74ABT16657 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16657 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ABT16657 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE**  
 (each 8-bit section)


NUMBER OF A OR B INPUTS THAT ARE HIGH	INPUTS			INPUT/OUTPUT PARITY	OUTPUTS	
	$\overline{\text{OE}}$	$\text{T}/\overline{\text{R}}$	$\text{ODD}/\overline{\text{EVEN}}$		$\overline{\text{ERR}}$	OUTPUT MODE
0, 2, 4, 6, 8	L	H	H	H	Z	Transmit
	L	H	L	L	Z	Transmit
	L	L	H	H	H	Receive
	L	L	H	L	L	Receive
	L	L	L	H	L	Receive
	L	L	L	L	H	Receive
1, 3, 5, 7	L	H	H	L	Z	Transmit
	L	H	L	H	Z	Transmit
	L	L	H	H	L	Receive
	L	L	H	L	H	Receive
	L	L	L	H	H	Receive
	L	L	L	L	L	Receive
Don't care	H	X	X	Z	Z	Z



# SN54ABT16657, SN74ABT16657 16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

SCBS103A - FEBRUARY 1992 - REVISED JULY 1994

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**SN54ABT16657, SN74ABT16657**  
**16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS**  
**AND 3-STATE OUTPUTS**

SCBS103A - FEBRUARY 1992 - REVISED JULY 1994

logic diagram, each transceiver (positive logic)



# SN54ABT16657, SN74ABT16657 16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

SCBS103A – FEBRUARY 1992 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16657 .....	96 mA
SN74ABT16657 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT16657		SN74ABT16657		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

# SN54ABT16657, SN74ABT16657 16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

SCBS103A - FEBRUARY 1992 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16657		SN74ABT16657		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		V	
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3		3			
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				
I <sub>OH</sub> = -32 mA		2*					2			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA		0.55		0.55			V	
		I <sub>OL</sub> = 64 mA		0.55*			0.55			
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1		±1		±1	μA	
	A or B ports	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±100		±100		±100		
I <sub>OZH</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			50		50		50	μA	
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-50		-50		-50	μA	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100		±450		±100	μA	
I <sub>CEX</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V		50		50		50	μA	
I <sub>O</sub> §	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		2		2		2	mA
			Outputs low		36		36		36	
			Outputs disabled		2		2		2	
ΔI <sub>CC</sub> ¶	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			50		50		50	μA	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V		3					pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V		9					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54ABT16657, SN74ABT16657**  
**16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS**  
**AND 3-STATE OUTPUTS**

SCBS103A - FEBRUARY 1992 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5V, T_A = 25^\circ C$			SN54ABT16657		SN74ABT16657		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A	1.5	2.5	3.3	1.5	4.2	1.5	4.1	ns
$t_{PHL}$			2	3.1	3.9	2	4.5	2	4.3	
$t_{PLH}$	A	PARITY	2	4.6	5.4	2	7	2	6.7	ns
$t_{PHL}$			2	4.3	5.1	2	6.5	2	6.1	
$t_{PLH}$	ODD/EVEN	PARITY, $\overline{ERR}$	2	4.6	5.4	2	7	2	6.7	ns
$t_{PHL}$			2	4.3	5.1	2	6.5	2	6.1	
$t_{PLH}$	B	$\overline{ERR}$	2	4.6	5.4	2	7	2	6.7	ns
$t_{PHL}$			2	4.3	5.1	2	6.5	2	6.1	
$t_{PLH}$	PARITY	$\overline{ERR}$	2	4.6	5.4	2	7	2	6.7	ns
$t_{PHL}$			2	4.3	5.1	2	6.5	2	6.1	
$t_{PZH}$	$\overline{OE}$	A or B	2	3.9	4.9	2	5.8	2	5.6	ns
$t_{PZL}$			2.5	4.3	5.1	2.5	6.2	2.5	6	
$t_{PHZ}$	$\overline{OE}$	A or B	2	3.6	4.5	2	5.5	2	5.4	ns
$t_{PLZ}$			1.5	3	3.8	1.5	4.7	1.5	4.3	
$t_{PZH}$	$\overline{OE}$	PARITY, $\overline{ERR}$	2	4	4.9	2	5.8	2	5.6	ns
$t_{PZL}$			2.5	4.1	5.1	2.5	6.2	2.5	6	
$t_{PHZ}$	$\overline{OE}$	PARITY, $\overline{ERR}$	1	3.5	4.5	1	5.5	1	5.4	ns
$t_{PLZ}$			1.5	3	3.8	1.5	4.7	1.5	4.3	


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54ABT16657, SN74ABT16657**  
**16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS**  
**AND 3-STATE OUTPUTS**


SCBS103A - FEBRUARY 1992 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**




# SN54ABT16821, SN74ABT16821 20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS216A - JUNE 1992 - REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II<sup>B</sup>*™ BICMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54ABT16821 ... WD PACKAGE  
SN74ABT16821 ... DL PACKAGE  
(TOP VIEW)



## description

These 20-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The 'ABT16821 can be used as two 10-bit flip-flops or one 20-bit flip-flop. The twenty flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the ten outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

$\overline{OE}$  does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16821 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16821 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16821 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

Widebus and EPIC-II<sup>B</sup> are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated




**SN54ABT16821, SN74ABT16821**  
**20-BIT BUS-INTERFACE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS216A—JUNE 1992—REVISED JULY 1994

**FUNCTION TABLE**  
 (each flip-flop)

INPUTS			OUTPUT
$\overline{OE}$	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	$Q_0$
H	X	X	Z

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**SN54ABT16821, SN74ABT16821**  
**20-BIT BUS-INTERFACE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS216A – JUNE 1992 – REVISED JULY 1994

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16821 .....	96 mA
SN74ABT16821 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



# SN54ABT16821, SN74ABT16821 20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS216A - JUNE 1992 - REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT16821		SN74ABT16821		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16821		SN74ABT16821		UNIT
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5		2.5		2.5		V
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3		3		3		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA		2		2			
I <sub>OH</sub> = -32 mA			2*				2		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55			V
		I <sub>OL</sub> = 64 mA		0.55*			0.55		
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1		±1		±1		μA
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V		50		50		50		μA
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V		-50		-50		-50		μA
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V		±100				±100		μA
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V   Outputs high		50		50		50		μA
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-200	-50	-200	-50	-200	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		500		500		500	μA
		Outputs low		89		89		89	mA
		Outputs disabled		500		500		500	μA
ΔI <sub>CC</sub> §	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND		1.5		1.5		1.5		mA
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V		3.5						pF
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V		7.5						pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT16821, SN74ABT16821  
20-BIT BUS-INTERFACE FLIP-FLOPS  
WITH 3-STATE OUTPUTS**

SCBS216A – JUNE 1992 – REVISED JULY 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C	SN54ABT16821		SN74ABT16821		UNIT
		MIN	MAX	MIN	MAX	
f <sub>clock</sub> Clock frequency		0	150	0	150	MHz
t <sub>w</sub> Pulse duration, CLK high or low		3.3		3.3		ns
t <sub>su</sub> Setup time, data before CLK↑		1.8		1.8		ns
t <sub>h</sub> Hold time, data after CLK↑		1.3		1.3		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT16821		SN74ABT16821		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			150			150		150		MHz
t <sub>PLH</sub>	CLK	Q	1.3	3.7	5.1	1.3	5.7	1.3	6.1	ns
t <sub>PHL</sub>			1.6	3.9	5.1	1.6	5.8	1.6	5.4	
t <sub>PZH</sub>	OE	Q	1.1	3.2	4.7	1.1	5.8	1.1	5.7	ns
t <sub>PZL</sub>			1.6	3.8	5	1.6	5.7	1.6	5.6	
t <sub>PHZ</sub>	OE	Q	2	4.5	5.7	2	6.6	2	6.5	ns
t <sub>PLZ</sub>			1.8	4.1	5.8	1.8	8.4	1.8	7.1	


PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54ABT16821, SN74ABT16821**  
**20-BIT BUS-INTERFACE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**


SCBS216A - JUNE 1992 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**




# SN54ABT16823, SN74ABT16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS217A - JUNE 1992 - REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II B™* BICMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54ABT16823 . . . WD PACKAGE  
SN74ABT16823 . . . DL PACKAGE  
(TOP VIEW)



## description

These 18-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The 'ABT16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable ( $\overline{\text{CLKEN}}$ ) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking  $\overline{\text{CLKEN}}$  high disables the clock buffer, latching the outputs. Taking the clear ( $\overline{\text{CLR}}$ ) input low causes the Q outputs to go low independently of the clock.

A buffered output-enable ( $\overline{\text{OE}}$ ) input can be used to place the nine outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable ( $\overline{\text{OE}}$ ) input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16823 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16823 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16823 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


**SN54ABT16823, SN74ABT16823**  
**18-BIT BUS-INTERFACE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS217A - JUNE 1992 - REVISED JULY 1994

**FUNCTION TABLE**  
 (each 9-bit flip-flop)

INPUTS					OUTPUT
$\overline{OE}$	$\overline{CLR}$	$\overline{CLKEN}$	CLK	D	Q
L	L	X	X	X	L
L	H	L	↑	H	H
L	H	L	↑	L	L
L	H	L	L	X	$Q_0$
L	H	H	X	X	$Q_0$
H	X	X	X	X	Z

logic symbol†





† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN54ABT16823, SN74ABT16823  
 18-BIT BUS-INTERFACE FLIP-FLOPS  
 WITH 3-STATE OUTPUTS  
 SCBS217A - JUNE 1992 - REVISED JULY 1994

logic diagram (positive logic)





# SN54ABT16823, SN74ABT16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS217A - JUNE 1992 - REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16823 .....	96 mA
SN74ABT16823 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package .....	1.4 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT16823		SN74ABT16823		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10	ns/V
	Outputs enabled					
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	-55	125	-40	85	$^\circ\text{C}$

NOTE 3: Unused or floating inputs must be held high or low.



**SN54ABT16823, SN74ABT16823**  
**18-BIT BUS-INTERFACE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS217A - JUNE 1992 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16823		SN74ABT16823		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5			2.5	V	
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3			3		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				
		I <sub>OH</sub> = -32 mA	2*					2		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55				V	
		I <sub>OL</sub> = 64 mA			0.55*			0.55		
I <sub>I</sub>	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	µA	
I <sub>OZPU</sub>	V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 to 2.7 V, OE = X			±50		±50		±50	µA	
I <sub>OZPD</sub>	V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 to 2.7 V, OE = X			±50		±50		±50	µA	
I <sub>OZH</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, OE ≥ 2 V			10		10		10	µA	
I <sub>OZL</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, OE ≥ 2 V			-10		-10		-10	µA	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	µA	
I <sub>CEX</sub>	Outputs high V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V			50		50		50	µA	
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-200		-50	-200	-50	-200	mA
I <sub>CC</sub>	Outputs high			0.5		0.5		0.5	mA	
	Outputs low	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND		80		80		80		
	Outputs disabled			0.5		0.5		0.5		
ΔI <sub>CC</sub> §	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			1.5		1.5		1.5	mA	
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V			3.5					pF	
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V			7.5					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT16823		SN74ABT16823		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	150	0	150	0	150	MHz
t <sub>w</sub>	Pulse duration	CLR low	3.3		3.3		3.3	ns
		CLK high or low	3.3		3.3		3.3	
t <sub>su</sub>	Setup time before CLK↑	CLR inactive	1.6		2		1.6	ns
		Data	1.7		1.7		1.7	
		CLKEN low	2.8		2.8		2.8	
t <sub>h</sub>	Hold time after CLK↑	Data	1.2		1.2		1.2	ns
		CLKEN low	0.6		0.6		0.6	



**SN54ABT16823, SN74ABT16823**  
**18-BIT BUS-INTERFACE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS217A - JUNE 1992 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT16823		SN74ABT16823		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			150			150		150		MHz
$t_{PLH}$	CLK	Q	1.6	3.9	5.5	1.6	7.7	1.6	6.8	ns
$t_{PHL}$			2.1	3.9	5.4	2.1	6.4	2.1	6	
$t_{PHL}$	$\overline{CLR}$	Q	1.9	4.1	5.3	1.9	6.3	1.9	6.1	ns
$t_{PZH}$	$\overline{OE}$	Q	1	3.1	4.2	1	5.1	1	4.9	ns
$t_{PZL}$			1.5	3.5	4.6	1.5	5.7	1.5	5.5	
$t_{PHZ}$	$\overline{OE}$	Q	2.2	4.3	5.6	2.2	6.8	2.2	6.1	ns
$t_{PLZ}$			1.6	4.3	6.4	1.6	9.9	1.6	8.7	




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT16823, SN74ABT16823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS217A - JUNE 1992 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




# SN54ABT16825, SN74ABT16825 18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS218A - JUNE 1992 - REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II™* BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54ABT16825 . . . WD PACKAGE  
SN74ABT16825 . . . DGG OR DL PACKAGE  
(TOP VIEW)



## description

The 'ABT16825 are 18-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as two 9-bit buffers or one 18-bit buffer. They provide true data.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( $\overline{OE1}$  or  $\overline{OE2}$ ) input is high, all nine affected outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16825 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16825 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16825 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

Widebus and EPIC-II are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated


**SN54ABT16825, SN74ABT16825**  
**18-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS218A - JUNE 1992 - REVISED JULY 1994


**FUNCTION TABLE**  
 (each 9-bit section)

INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

**logic symbol†**



**logic diagram (positive logic)**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT16825, SN74ABT16825**  
**18-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS218A - JUNE 1992 - REVISED JULY 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16825 .....	96 mA
SN74ABT16825 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 3)**

		SN54ABT16825		SN74ABT16825		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Control pins		4		ns/V
		Data pins		10		
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	-55	125	-40	85	$^\circ\text{C}$

NOTE 3: Unused or floating inputs must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



**SN54ABT16825, SN74ABT16825**

**18-BIT BUFFERS/DRIVERS**

**WITH 3-STATE OUTPUTS**

SCBS218A - JUNE 1992 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16825		SN74ABT16825		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA	-1.2			-1.2		-1.2		V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		V	
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3		3			
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				
I <sub>OH</sub> = -32 mA		2*					2			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA	0.55			0.55				V
		I <sub>OL</sub> = 64 mA	0.55*					0.55		
I <sub>I</sub>	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND	±1			±1		±1		µA	
I <sub>OZPU</sub>	V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$	±50			±50		±50		µA	
I <sub>OZPD</sub>	V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$	±50			±50		±50		µA	
I <sub>OZH</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, $\overline{OE} \geq 2$ V	10			10		10		µA	
I <sub>OZL</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, $\overline{OE} \geq 2$ V	-10			-10		-10		µA	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V	±100					±100		µA	
I <sub>CEX</sub>	Outputs high V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	50			50		50		µA	
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
I <sub>CC</sub>	Outputs high	2			2		2		mA	
	Outputs low	32			32		32			
	Outputs disabled	2			2		2			
ΔI <sub>CC</sub> §	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	1.5			1.5		1.5		mA	
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V								pF	
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V								pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)**


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT16825		SN74ABT16825		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	Y	1	1.9	3.6	1	4.1	1	3.9	ns
t <sub>PHL</sub>			1	2.1	3.9	1	4.7	1	4.4	
t <sub>PZH</sub>	$\overline{OE}$	Y	1	2.8	5.5	1	6.4	1	6.1	ns
t <sub>PZL</sub>			1	2.8	5.4	1	6.3	1	6	
t <sub>PHZ</sub>	$\overline{OE}$	Y	2.4	4.5	6.8	2.4	7.1	2.4	6.9	ns
t <sub>PLZ</sub>			1.6	3.7	6.2	1.6	7.6	1.6	6.6	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	7 V
tPHZ/tPZH	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




# SN54ABT16827, SN74ABT16827 20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS220A - JUNE 1992 - REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II B™* BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 1$  V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54ABT16827 . . . WD PACKAGE  
SN74ABT16827 . . . DL PACKAGE  
(TOP VIEW)



## description

The 'ABT16827 are noninverting 20-bit buffers composed of two 10-bit sections with separate output-enable signals. For either 10-bit buffer section, the two output-enable ( $1\overline{OE}1$  and  $1\overline{OE}2$  or  $2\overline{OE}1$  and  $2\overline{OE}2$ ) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer section are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16827 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16827 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16827 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


**SN54ABT16827, SN74ABT16827**  
**20-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS220A - JUNE 1992 - REVISED JULY 1994


**FUNCTION TABLE**  
 (each 10-bit section)

INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

**logic symbol†**



**logic diagram (positive logic)**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**SN54ABT16827, SN74ABT16827**  
**20-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS220A – JUNE 1992 – REVISED JULY 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16827 .....	96 mA
SN74ABT16827 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 3)**

		SN54ABT16827		SN74ABT16827		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		R-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Control pins		4		ns/V
		Data pins		10		
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54ABT16827, SN74ABT16827**  
**20-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS220A - JUNE 1992 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16827		SN74ABT16827		UNIT
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		V
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3		3		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2			
		I <sub>OH</sub> = -32 mA	2*					2	
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55			V
		I <sub>OL</sub> = 64 mA		0.55*			0.55		
I <sub>I</sub>	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μA
I <sub>OZPU</sub>	V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$			±50		±50		±50	μA
I <sub>OZPD</sub>	V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$			±50		±50		±50	μA
I <sub>OZH</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, $\overline{OE} \geq 2$ V			10		10		10	μA
I <sub>OZL</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, $\overline{OE} \geq 2$ V			-10		-10		-10	μA
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100		±100		±100	μA
I <sub>CEx</sub>	Outputs high V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V			50		50		50	μA
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	Outputs high			2		2		2	mA
	Outputs low	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND		32		32		32	
	Outputs disabled			2		2		2	
ΔI <sub>CC</sub> §	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			1.5		1.5		1.5	mA
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V			3					pF
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V			7.5					pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)**


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT16827		SN74ABT16827		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	Y	1	1.9	3.1	1	3.6	1	3.4	ns
t <sub>PHL</sub>			1	2.1	3.7	1	4.5	1	4.2	
t <sub>PZH</sub>	$\overline{OE}$	Y	1	2.8	5	1	5.9	1	5.6	ns
t <sub>PZL</sub>			1	2.8	4.9		5.8	1	5.5	
t <sub>PHZ</sub>	$\overline{OE}$	Y	2.4	4.5	6.5	2.4	6.8	2.4	6.6	ns
t <sub>PLZ</sub>			1.6	3.7	5.7	1.6	7.1	1.6	6.1	

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES  
 INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES  
 LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms






# SN54ABT16833, SN74ABT16833 DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS097C – FEBRUARY 1991 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II B™* BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 1$  V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Parity Error Flag With Parity Generator/Checker
- Register for Storage of the Parity Error Flag
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54ABT16833... WD PACKAGE  
SN74ABT16833... DL PACKAGE  
(TOP VIEW)



## description

The 'ABT16833 consists of two noninverting 8-bit to 9-bit parity bus transceivers and is designed for communication between data buses. For each transceiver, when data is transmitted from the A bus to the B bus, an odd-parity bit is generated and output on the parity I/O pin (1PARITY or 2PARITY). When data is transmitted from the B bus to the A bus, 1PARITY (or 2PARITY) is configured as an input and combined with the B-input data to generate an active-low error flag if odd parity is not detected.

The error ( $\overline{1ERR}$  or  $\overline{2ERR}$ ) output is configured as an open-collector output. The B-to-A parity error flag is clocked into  $\overline{1ERR}$  (or  $\overline{2ERR}$ ) on the low-to-high transition of the clock (1CLK or 2CLK) input.  $\overline{1ERR}$  (or  $\overline{2ERR}$ ) is cleared (set high) by taking the clear ( $\overline{1CLR}$  or  $\overline{2CLR}$ ) input low.

The output-enable ( $\overline{OEA}$  and  $\overline{OEB}$ ) inputs can be used to disable the device so that the buses are effectively isolated. When both  $\overline{OEA}$  and  $\overline{OEB}$  are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16833 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16833 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16833 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

# SN54ABT16833, SN74ABT16833 DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS097C - FEBRUARY 1991 - REVISED JULY 1994

FUNCTION TABLE

INPUTS						OUTPUT AND I/O				FUNCTION
$\overline{OEB}$	$\overline{OEA}$	$\overline{CLR}$	CLK	A $\dagger$ $\Sigma$ OF H's	B $\dagger$ $\Sigma$ OF H's	A	B	PARITY	$\overline{ERR}\ddagger$	
L	H	X	X	Odd Even	NA	NA	A	L H	NA	A data to B bus and generate parity
H	L	H	$\uparrow$	NA	Odd Even	B	NA	NA	H L	B data to A bus and check parity
X	X	L	X	X	X	X	NA	NA	H	Check error flag register
H	H	H	No $\uparrow$	X	X	Z	Z	Z	NC	Isolation§
		L	No $\uparrow$	X					H	
		H	$\uparrow$	Odd					H	
		H	$\uparrow$	Even					L	
L	L	X	X	Odd Even	NA	NA	A	H L	NA	A data to B bus and generate inverted parity

NA = not applicable, NC = no change, X = don't care

$\dagger$  Summation of high-level inputs includes PARITY along with Bi inputs.


$\ddagger$  Output states shown assume the ERR output was previously high.

$\S$  In this mode, the ERR output (when clocked) shows inverted parity of the A bus.

# SN54ABT16833, SN74ABT16833 DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS097C - FEBRUARY 1991 - REVISED JULY 1994

logic symbol†





† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN54ABT16833, SN74ABT16833 DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS097C - FEBRUARY 1991 - REVISED JULY 1994

## logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT16833, SN74ABT16833 DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS


SCBS097C – FEBRUARY 1991 – REVISED JULY 1994

ERROR-FLAG FUNCTION TABLE

INPUTS		INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT ERR	FUNCTION
CLR	CLK	POINT P	ERR <sub>n-1</sub>		
H	↑	H	H	H	Sample
H	↑	X	L	L	
H	↑	L	X	L	
L	X	X	X	H	Clear

† The state of the ERR output before any changes at CLR, CLK, or point P.

### error-flag waveforms



# SN54ABT16833, SN74ABT16833 DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS097C – FEBRUARY 1991 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_{O1}$ : SN54ABT16833 .....	96 mA
SN74ABT16833 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package .....	1.4 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

	SN54ABT16833		SN74ABT16833		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$ High-level input voltage	2		2		V
$V_{IL}$ Low-level input voltage		0.8		0.8	V
$V_I$ Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$V_{OH}$ High-level output voltage	ERR	5.5	5.5		V
$I_{OH}$ High-level output current	Except ERR	-24	-32		mA
$I_{OL}$ Low-level output current		48	64		mA
$\Delta t/\Delta v$ Input transition rise or fall rate	Outputs enabled	10	10		ns/V
$T_A$ Operating free-air temperature	-55	125	-40	85	$^\circ\text{C}$

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

# SN54ABT16833, SN74ABT16833 DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS097C - FEBRUARY 1991 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16833		SN74ABT16833		UNIT
			MIN	TYPT†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2	-1.2	V	
V <sub>OH</sub>	All outputs except ERR	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5	3		2.5			V	
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3	3.4		3	3			
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA				2			
			I <sub>OH</sub> = -32 mA	2*	2.7			2		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA	0.25	0.55		0.55		V		
		I <sub>OL</sub> = 64 mA		0.3	0.55*		0.55			
I <sub>OH</sub>	ERR	V <sub>CC</sub> = 4.5 V, V <sub>OH</sub> = 5.5 V			20		20		μA	
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100		±100		μA	
I <sub>CEX</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V			50		50		μA	
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		μA	
	A or B ports				±100		±100			
I <sub>IL</sub>	A or B ports	V <sub>CC</sub> = 0, V <sub>I</sub> = GND			-50		-50		μA	
I <sub>O</sub> ‡		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
I <sub>OZH</sub> §		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			50		50		μA	
I <sub>OZL</sub> §		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-50		-50		μA	
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		1.5	2		2	2	mA
			Outputs low		28	36		36	36	
			Outputs disabled		1	2		2	2	
ΔI <sub>CC</sub> ¶		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			50		50	50	μA	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			3				pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			9				pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



# SN54ABT16833, SN74ABT16833 DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS097C - FEBRUARY 1991 - REVISED JULY 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT16833		SN74ABT16833		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration	CLK high or low	3		3		3		ns
t <sub>su</sub>	Setup time before CLK↑	A port	4.5		4.5		4.5		ns
		CLR	1		1		1		
		$\overline{OE}$ A	5		5		5		
t <sub>h</sub>	Hold time after CLK↑	A port or $\overline{OE}$ A	0		0		0		ns


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT16833		SN74ABT16833		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	B or A	1.5	2.5	3.3	1.5	4.2	1.5	4.1	ns
t <sub>PHL</sub>			2	3.1	3.9	2	4.5	2	4.3	
t <sub>PZH</sub>	$\overline{OE}$	A or B	2	3.9	4.9	2	5.8	2	5.6	ns
t <sub>PZL</sub>			2.5	4.3	5.1	2.5	6.2	2.5	6	
t <sub>PHZ</sub>	$\overline{OE}$	A or B	2	3.6	4.5	2	5.5	2	5.4	ns
t <sub>PLZ</sub>			1.5	3	3.8	1.5	4.7	1.5	4.3	
t <sub>PLH</sub>	A or $\overline{OE}$	PARITY	2	4.6	5.4	2	7	2	6.7	ns
t <sub>PHL</sub>			2	4.3	5.1	2	6.5	2	6.1	
t <sub>PZH</sub>	$\overline{OE}$	PARITY	2	3.6	5	2	5.8	2	5.7	ns
t <sub>PZL</sub>			2.5	4.4	5.8	2.5	6.7	2.5	6.5	
t <sub>PHZ</sub>	$\overline{OE}$	PARITY	1.5	3.2	4	1.5	4.8	1.5	4.7	ns
t <sub>PLZ</sub>			1.5	2.9	3.7	1.5	4.2	1.5	4.1	
t <sub>PLH</sub>	CLK, CLR	ERR	2	3.4	4.2	2	4.8	2	4.6	ns
t <sub>PHL</sub>	CLK		2	2.8	3.6	2	4.1	2	3.9	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS

TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	7 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	Open


ERR	S1
t <sub>PHL</sub> (see Note E)	7 V
t <sub>PLH</sub> (see Note F)	7 V




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.  
 E. t<sub>PHL</sub> is measured at 1.5 V.  
 F. t<sub>PLH</sub> is measured at  $V_{OL} + 0.3$  V.

Figure 1. Load Circuit and Voltage Waveforms



# SN54ABT16841, SN74ABT16841 20-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS222A - SEPTEMBER 1992 - REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II B™* BICMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description

These 20-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The 'ABT16841 can be used as two 10-bit latches or one 20-bit latch. The twenty latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs. While the latch-enable (1LE or 2LE) input is high, the Q outputs of the corresponding 10-bit latch follow the D inputs. When LE is taken low, the Q outputs are latched at the levels that were set up at the D inputs.

A buffered output-enable ( $1\overline{OE}$  or  $2\overline{OE}$ ) input can be used to place the outputs of the corresponding 10-bit latch in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

The output-enable input does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16841 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16841 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16841 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT16841...WD PACKAGE  
SN74ABT16841...DL PACKAGE  
(TOP VIEW)

$1\overline{OE}$	1	56	1LE
1Q1	2	55	1D1
1Q2	3	54	1D2
GND	4	53	GND
1Q3	5	52	1D3
1Q4	6	51	1D4
$V_{CC}$	7	50	$V_{CC}$
1Q5	8	49	1D5
1Q6	9	48	1D6
1Q7	10	47	1D7
GND	11	46	GND
1Q8	12	45	1D8
1Q9	13	44	1D9
1Q10	14	43	1D10
2Q1	15	42	2D1
2Q2	16	41	2D2
2Q3	17	40	2D3
GND	18	39	GND
2Q4	19	38	2D4
2Q5	20	37	2D5
2Q6	21	36	2D6
$V_{CC}$	22	35	$V_{CC}$
2Q7	23	34	2D7
2Q8	24	33	2D8
GND	25	32	GND
2Q9	26	31	2D9
2Q10	27	30	2D10
$2\overline{OE}$	28	29	2LE

Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


# SN54ABT16841, SN74ABT16841 20-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS222A - SEPTEMBER 1992 - REVISED JULY 1994


FUNCTION TABLE  
(each 10-bit latch)

INPUTS			OUTPUT
$\overline{OE}$	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q <sub>0</sub>
H	X	X	Z

## logic symbol†



## logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN54ABT16841, SN74ABT16841 20-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS222A – SEPTEMBER 1992 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16841 .....	96 mA
SN74ABT16841 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package .....	1.4 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT16841		SN74ABT16841		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate			200	200	$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	-55	125	-40	85	$^\circ\text{C}$

NOTE 3: Unused or floating inputs must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT16841, SN74ABT16841**  
**20-BIT BUS-INTERFACE D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS222A – SEPTEMBER 1992 – REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			SN54ABT16841		SN74ABT16841		UNIT
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
$V_{IK}$	$V_{CC} = 4.5\text{ V}, I_I = -18\text{ mA}$			-1.2		-1.2		-1.2	V
$V_{OH}$	$V_{CC} = 4.5\text{ V}, I_{OH} = -3\text{ mA}$			2.5		2.5		2.5	V
	$V_{CC} = 5\text{ V}, I_{OH} = -3\text{ mA}$			3		3		3	
	$V_{CC} = 4.5\text{ V}$			2		2		2	
$V_{OL}$	$V_{CC} = 4.5\text{ V}$			0.55		0.55			V
				0.55*				0.55	
$I_I$	$V_{CC} = 0\text{ to }5.5\text{ V}, V_I = V_{CC}\text{ or GND}$			$\pm 1$		$\pm 1$		$\pm 1$	$\mu\text{A}$
$I_{OZPU}$	$V_{CC} = 0\text{ to }2.1\text{ V}, V_O = 0.5\text{ to }2.7\text{ V}, \overline{OE} = X$			$\pm 50$		$\pm 50$		$\pm 50$	$\mu\text{A}$
$I_{OZPD}$	$V_{CC} = 2.1\text{ V to }0, V_O = 0.5\text{ to }2.7\text{ V}, \overline{OE} = X$			$\pm 50$		$\pm 50$		$\pm 50$	$\mu\text{A}$
$I_{OZH}$	$V_{CC} = 2.1\text{ V to }5.5\text{ V}, V_O = 2.7\text{ V}, \overline{OE} \geq 2\text{ V}$			10		10		10	$\mu\text{A}$
$I_{OZL}$	$V_{CC} = 2.1\text{ V to }5.5\text{ V}, V_O = 0.5\text{ V}, \overline{OE} \geq 2\text{ V}$			-10		-10		-10	$\mu\text{A}$
$I_{off}$	$V_{CC} = 0, V_I\text{ or }V_O \leq 4.5\text{ V}$			$\pm 100$		$\pm 100$		$\pm 100$	$\mu\text{A}$
$I_{CEX}$	Outputs high $V_{CC} = 5.5\text{ V}, V_O = 5.5\text{ V}$			50		50		50	$\mu\text{A}$
$I_{O}^\ddagger$	$V_{CC} = 5.5\text{ V}, V_O = 2.5\text{ V}$	-50	-100	-180	-50	-180	-50	-180	$\text{mA}$
$I_{CC}$	Outputs high			0.5		0.5			$\text{mA}$
	Outputs low	$V_{CC} = 5.5\text{ V}, I_O = 0,$		89		89		89	
	Outputs disabled	$V_I = V_{CC}\text{ or GND}$		0.5		0.5		0.5	
$\Delta I_{CC}^\S$	$V_{CC} = 5.5\text{ V},$ One input at 3.4 V, Other inputs at $V_{CC}$ or GND			1.5		1.5		1.5	$\text{mA}$
$C_I$	$V_I = 2.5\text{ V or }0.5\text{ V}$			3.5					$\text{pF}$
$C_O$	$V_O = 2.5\text{ V or }0.5\text{ V}$			7.5					$\text{pF}$

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at  $V_{CC} = 5\text{ V}$ .

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

		$V_{CC} = 5\text{ V}, T_A = 25^\circ\text{C}$		SN54ABT16841		SN74ABT16841		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$t_W$	Pulse duration, LE high or low	4		4		4		ns
$t_{SU}$	Setup time, data before LE↓	1				1		ns
$t_H$	Hold time, data after LE↓	2				2		ns

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54ABT16841, SN74ABT16841**  
**20-BIT BUS-INTERFACE D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS222A - SEPTEMBER 1992 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT16841		SN74ABT16841		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	D	Q	1.1	3.2	4.3	1.1	5.7	1.1	5	ns
$t_{PHL}$			1.6	3.5	4.5	1.6	5.3	1.6	5.1	
$t_{PLH}$	LE	Q	1.1	3.2	4.4	1.1	5.6	1.1	5	ns
$t_{PHL}$			1.6	3.4	4.6	1.6	5.3	1.6	5	
$t_{PZH}$	$\overline{OE}$	Q	1.2	3.2	4.7	1.2	5.8	1.2	5.7	ns
$t_{PZL}$			1.7	3.6	5	1.7	5.7	1.7	5.6	
$t_{PHZ}$	$\overline{OE}$	Q	2.2	4.1	5.7	2.2	6.6	2.2	6.5	ns
$t_{PLZ}$			1.9	4.4	5.8	1.9	8.4	1.9	7.1	

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.






**SN54ABT16841, SN74ABT16841**  
**20-BIT BUS-INTERFACE D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**


SCBS222A—SEPTEMBER 1992—REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

# SN54ABT16843, SN74ABT16843 18-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS223A - OCTOBER 1992 - REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II B™* BICMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description

The 'ABT16843 18-bit latches are designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The 'ABT16843 can be used as two 9-bit latches or one 18-bit latch. The eighteen latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs.


A buffered output-enable ( $\overline{OE}$ ) input can be used to place the nine outputs in either a normal logic state (high or low levels) or a high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

$\overline{OE}$  does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16843 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

SN54ABT16843...WD PACKAGE  
SN74ABT16843...DL PACKAGE  
(TOP VIEW)



PRODUCT PREVIEW

Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

3-193

**SN54ABT16843, SN74ABT16843**  
**18-BIT BUS-INTERFACE D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS223A – OCTOBER 1992 – REVISED JULY 1994

**description (continued)**

The SN54ABT16843 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .  
The SN74ABT16843 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE**  
(each 9-bit latch)

INPUTS					OUTPUT
PRE	CLR	OE	LE	D	Q
L	X	L	X	X	H
H	L	L	X	X	L
H	H	L	H	L	L
H	H	L	H	H	H
H	H	L	L	X	Q <sub>0</sub>
X	X	H	X	X	Z



**PRODUCT PREVIEW**



SN54ABT16843, SN74ABT16843  
 18-BIT BUS-INTERFACE D-TYPE LATCHES  
 WITH 3-STATE OUTPUTS

SCBS223A - OCTOBER 1992 - REVISED JULY 1994

logic diagram (positive logic)



PRODUCT PREVIEW

**SN54ABT16843, SN74ABT16843**  
**18-BIT BUS-INTERFACE D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS223A – OCTOBER 1992 – REVISED JULY 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16843 .....	96 mA
SN74ABT16843 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.  
 For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 3)**

		SN54ABT16843		SN74ABT16843		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

PRODUCT PREVIEW

**SN54ABT16843, SN74ABT16843**  
**18-BIT BUS-INTERFACE D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS223A - OCTOBER 1992 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16843		SN74ABT16843		UNIT
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		V
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3		3		
	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -24 mA	2			2				
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 48 mA			0.55		0.55			V
		I <sub>OL</sub> = 64 mA			0.55*			0.55	
I <sub>I</sub>	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND				±1		±1		±1
I <sub>OZPU</sub>	V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$			±50		±50		±50	μA
I <sub>OZPD</sub>	V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$			±50		±50		±50	μA
I <sub>OZH</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, $\overline{OE} \geq 2$ V			10		10		10	μA
I <sub>OZL</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, $\overline{OE} \geq 2$ V			-10		-10		-10	μA
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA
I <sub>CEX</sub>	Outputs high, V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V			50		50		50	μA
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	Outputs high			500		500		500	mA
	Outputs low	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0,		85		85		85	
	Outputs disabled			500		500		500	
ΔI <sub>CC</sub> §	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			1.5		1.5		1.5	mA
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V			3.5					pF
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V			7.5					pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT16843		SN74ABT16843		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration	CLR low	3.3		3.3		3.3	ns
		PRE low	3.3		3.3		3.3	
		LE high	3.3		3.3		3.3	
t <sub>su</sub>	Setup time, data before LE↓	High	1		1		1	ns
		Low	1		1		1	
t <sub>h</sub>	Hold time, data after LE↓		1.4		1.4		1.4	ns

**PRODUCT PREVIEW**



**SN54ABT16843, SN74ABT16843**  
**18-BIT BUS-INTERFACE D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS223A – OCTOBER 1992 – REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT16843		SN74ABT16843		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	D	Q	1.1	3	4.4	1.1	6	1.1	5.2	ns
$t_{PHL}$			1.4	3.2	4.9	1.4	5.6	1.4	5.4	
$t_{PLH}$	LE	Q	1.4	3.6	5.2	1.4	7	1.4	6.2	ns
$t_{PHL}$			1.9	3.7	5.1	1.9	6.2	1.9	5.8	
$t_{PLH}$	$\overline{PRE}$	Q	1	3.8	5.9	1	7.6	1	6.6	ns
$t_{PHL}$			1.7	3.6	5	1.7	6	1.7	5.6	
$t_{PLH}$	$\overline{CLR}$	Q	1.2	3.6	5.1	1.2	7.2	1.2	6.1	ns
$t_{PHL}$			2	4.2	6.1	2	6.9	2	6.7	
$t_{PZH}$	$\overline{OE}$	Q	1	2.9	4.6	1	5.8	1	5.7	ns
$t_{PZL}$			1.4	3.3	5.1	1.4	5.7	1.4	5.6	
$t_{PHZ}$	$\overline{OE}$	Q	2.4	4.1	6	2.4	6.6	2.4	6.5	ns
$t_{PLZ}$			1.9	4.2	6	1.9	9.6	1.9	7.7	

PRODUCT PREVIEW




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT16843, SN74ABT16843**  
**18-BIT BUS-INTERFACE D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**


SCBS223A - OCTOBER 1992 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open


**LOAD CIRCUIT FOR OUTPUTS**




**VOLTAGE WAVEFORMS  
PULSE DURATION**



**VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

**PRODUCT PREVIEW**





# SN54ABT16853, SN74ABT16853 DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS153A – OCTOBER 1992 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II B™* BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Parity Error Flag With Parity Generator/Checker
- Latch for Storage of the Parity Error Flag
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description

The 'ABT16853 dual 8-bit to 9-bit parity transceivers are designed for communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the open-collector parity-error ( $\overline{ERR}$ ) output indicates whether or not an error in the B data has occurred. The output-enable ( $\overline{OE_A}$  and  $\overline{OE_B}$ ) inputs can be used to disable the device so that the buses are effectively isolated. The 'ABT16853 provides true data at its outputs.


A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with the  $\overline{ERR}$  flag. The parity-error output can be passed, sampled, stored, or cleared from the latch using the latch-enable ( $\overline{LE}$ ) and clear ( $\overline{CLR}$ ) control inputs. When both  $\overline{OE_A}$  and  $\overline{OE_B}$  are low, data is transferred from the A bus to the B bus, and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16853 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16853 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16853 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT16853 . . . WD PACKAGE  
SN74ABT16853 . . . DL PACKAGE  
(TOP VIEW)



EPIC-II B and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

# SN54ABT16853, SN74ABT16853 DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS153A – OCTOBER 1992 – REVISED JULY 1994

FUNCTION TABLE

INPUTS						OUTPUT AND I/O				FUNCTION
$\overline{OEB}$	$\overline{OEA}$	$\overline{CLR}$	LE	AI $\Sigma$ OF H	BIT <sup>†</sup> $\Sigma$ OF H	A	B	PARITY	ERR <sup>‡</sup>	
L	H	X	X	Odd Even	NA	NA	A	L H	NA	A data to B bus and generate parity
H	L	X	L	NA	Odd Even	B	NA	NA	H L	B data to A bus and check parity
H	L	H	H	NA	X	X	NA	NA	NC	Store error flag
X	X	L	H	X	X	X	NA	NA	H	Clear error flag register
H	H	H	H	X	X	Z	Z	Z	NC	Isolation <sup>§</sup> (parity check)
		L	H	X					H	
		X	L	L Odd					H	
X	L	H Even	L							
L	L	X	X	Odd Even	NA	NA	A	H L	NA	A data to B bus and generate inverted parity

NA = not applicable, NC = no change, X = don't care

<sup>†</sup> Summation of high-level inputs includes PARITY along with Bi inputs.

<sup>‡</sup> Output states shown assume the ERR output was previously high.


<sup>§</sup> In this mode, the ERR output (when clocked) shows inverted parity of the A bus.



# SN54ABT16853, SN74ABT16853 DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS153A - OCTOBER 1992 - REVISED JULY 1994

logic diagram (each transceiver) (positive logic)



ERROR-FLAG FUNCTION TABLE


INPUTS		INTERNAL TO DEVICE		OUTPUT	OUTPUT ERR	FUNCTION
CLR	LE	POINT P	ERR <sub>n-1</sub> †			
L	L	L	X	L	L	Pass
		H	X	H	H	
H	L	L	X	L	L	Sample
		H	H	H	H	
L	H	X	X	X	H	Clear
H	H	X	L	L	L	Store
			H	H	H	

† The state of the ERR output before any changes at CLR, LE, or point P.

# SN54ABT16853, SN74ABT16853 DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS153A – OCTOBER 1992 – REVISED JULY 1994

## error-flag waveforms



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16853 .....	96 mA
SN74ABT16853 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT16853, SN74ABT16853 DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS153A – OCTOBER 1992 – REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT16853		SN74ABT16853		UNIT	
		MIN	MAX	MIN	MAX		
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V	
V <sub>IH</sub>	High-level input voltage	2		2		V	
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V	
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V	
V <sub>OH</sub>	High-level output voltage	ERR	5.5	5.5		V	
I <sub>OH</sub>	High-level output current	Except ERR	-24	-32		mA	
I <sub>OL</sub>	Low-level output current		48	64		mA	
Δt/Δv	Input transition rise or fall rate	Outputs enabled	10	10		ns/V	
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16853		SN74ABT16853		UNIT
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2	-1.2	-1.2		V	
V <sub>OH</sub>	All outputs except ERR	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5	3		2.5			V	
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3	3.4		3		3		
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA				2			
			I <sub>OH</sub> = -32 mA	2*	2.7					2
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA	0.25	0.55	0.55			V	
			I <sub>OL</sub> = 64 mA	0.3	0.55*			0.55		
I <sub>OH</sub>	ERR	V <sub>CC</sub> = 4.5 V, V <sub>OH</sub> = 5.5 V			20	20	20		μA	
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100		±100		μA	
I <sub>CEX</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V			50	50	50		μA	
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1	±1	±1		μA	
	A or B ports				±100	±100	±100			
I <sub>IL</sub>	A or B ports	V <sub>CC</sub> = 0, V <sub>I</sub> = GND			-50	-50	-50		μA	
I <sub>O‡</sub>		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
I <sub>OZH</sub> §		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			50	50	50		μA	
I <sub>OZL</sub> §		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-50	-50	-50		μA	
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high	1.5	2	2	2		mA	
			Outputs low	32	40	40	40			
			Outputs disabled	1	2	2	2			
ΔI <sub>CC</sub> ¶		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			50	50	50		μA	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			3				pF	
C <sub>IO</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			9				pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT16853, SN74ABT16853 DUAL 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS163A – OCTOBER 1992 – REVISED JULY 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT16853		SN74ABT16853		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration	$\overline{LE}$ high or low	8.5		8.5		8.5		ns
		$\overline{CLR}$ low	4		4		4		
t <sub>SU</sub>	Setup time	A, B, and PARITY before $\overline{LE}\downarrow$	10		10		10		ns
		$\overline{CLR}$ before $\overline{LE}\downarrow$	0		0		0		
t <sub>H</sub>	Hold time	A, B, and PARITY after $\overline{LE}\downarrow$	0		0		0		ns
		$\overline{CLR}$ after $\overline{LE}\downarrow$	0		0		0		

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT16853		SN74ABT16853		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	B or A	1.5	2.5	3.3	1.5	4.2	1.5	4.1	ns
t <sub>PHL</sub>			2	3.1	3.9	2	4.5	2	4.3	
t <sub>PLH</sub>	A or $\overline{OE}$	PARITY	2	4.6	5.9	2	7.3	2	7.1	ns
t <sub>PHL</sub>			2	4.8	6.2	2	7.6	2	7.2	
t <sub>PLH</sub>	$\overline{CLR}$	ERR	2	3.7	5.1	2	5.9	2	5.7	ns
t <sub>PZH</sub>	$\overline{OE}$	A or B	2	3.9	4.9	2	5.8	2	5.6	ns
t <sub>PZL</sub>			2.5	4.3	5.1	2.5	6.2	2.5	6	
t <sub>PHZ</sub>	$\overline{OE}$	A or B	2	3.6	4.5	2	5.5	2	5.4	ns
t <sub>PLZ</sub>			1.5	3	3.8	1.5	4.7	1.5	4.3	
t <sub>PZH</sub>	$\overline{OE}$	PARITY	2	3.6	5	2	5.8	2	5.7	ns
t <sub>PZL</sub>			2.5	4.4	5.8	2.5	6.7	2.5	6.5	
t <sub>PHZ</sub>	$\overline{OE}$	PARITY	1.5	3.2	4	1.5	4.8	1.5	4.7	ns
t <sub>PLZ</sub>			1.5	2.9	3.7	1.5	4.2	1.5	4.1	
t <sub>PLH</sub>	LE	ERR	2	3.5	4.2	2	5	2	4.8	ns
t <sub>PHL</sub>			2	3.4	4.4	2	5.2	2	4.9	
t <sub>PLH</sub>	A, B, or PARITY	ERR	2	4.5	6.3	2	7.5	2	7.2	ns
t <sub>PHL</sub>			2	4.8	6.3	2	7.7	2	7.4	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS

TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open


ERR	S1
$t_{pHL}$ (see Note E)	7 V
$t_{pLH}$ (see Note F)	7 V




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{pHL}$  is measured at 1.5 V.  
 F.  $t_{pLH}$  is measured at  $V_{OL} + 0.3$  V.

Figure 1. Load Circuit and Voltage Waveforms





**SN54ABT16863, SN74ABT16863**  
**18-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS225A - JUNE 1992 - REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II<sup>B</sup>*™ BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

**description**

The 'ABT16863 are 18-bit noninverting transceivers designed for asynchronous communication between data buses. The control function implementation minimizes external timing requirements.

The 'ABT16863 can be used as two 9-bit transceivers or one 18-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the output-enable (OEAB or OEBA) inputs.


The outputs are in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered down.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16863 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16863 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16863 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT16863 ... WD PACKAGE  
 SN74ABT16863 ... DL PACKAGE  
 (TOP VIEW)



Widebus and EPIC-II<sup>B</sup> are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated


# SN54ABT16863, SN74ABT16863 18-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS225A - JUNE 1992 - REVISED JULY 1994


FUNCTION TABLE  
(each 9-bit section)

INPUTS		OPERATION
$\overline{OEAB}$	$\overline{OEBA}$	
H	L	B data to A bus
L	H	A data to B bus
H	H	Isolation

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**SN54ABT16863, SN74ABT16863**  
**18-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS225A – JUNE 1992 – REVISED JULY 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_{OL}$ : SN54ABT16863 .....	96 mA
SN74ABT16863 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 3)**

		SN54ABT16863		SN74ABT16863		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate					
				Outputs enabled		
			10		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

**SN54ABT16863, SN74ABT16863**  
**18-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS225A - JUNE 1992 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16863		SN74ABT16863		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5		2.5		2.5		V	
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3		3		3			
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA		2		2				
I <sub>OH</sub> = -32 mA			2*				2			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55			V	
		I <sub>OL</sub> = 64 mA		0.55*			0.55			
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1		±1		±1	μA	
	A or B ports	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±20		±20		±20		
I <sub>OZPU</sub>	V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$		±50		±50		±50		μA	
I <sub>OZPD</sub>	V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$		±50		±50		±50		μA	
I <sub>OZH</sub> ‡	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, $\overline{OE} \geq 2$ V		10		10		10		μA	
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, $\overline{OE} \geq 2$ V		-10		-10		-10		μA	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V		±100				±100		μA	
I <sub>CEX</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V		50		50		50	μA	
I <sub>O</sub> §		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		2		2		2	mA
			Outputs low		32		32		32	
			Outputs disabled		2		2		2	
ΔI <sub>CC</sub> ¶	Data inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Outputs enabled		1		1.5		1	mA
			Outputs disabled		0.05		0.05		0.05	
	Control inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND		1.5		1.5		1.5		
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V		3.5					pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V		9.5					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT16863, SN74ABT16863**  
**18-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS225A - JUNE 1992 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT16863		SN74ABT16863		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A	1	2.2	3.2	1	3.7	1	3.5	ns
$t_{PHL}$			1	2.2	3.4	1	4.2	1	3.9	
$t_{PZH}$	$\overline{OEBA}$ or $\overline{OEAB}$	A or B	1	2.9	4.5	1	5.7	1	5.4	ns
$t_{PZL}$			1	2.6	4.1	1	5.2	1	4.8	
$t_{PHZ}$	$\overline{OEBA}$ or $\overline{OEAB}$	A or B	1.6	4.1	5.4	1.6	6.3	1.6	6	ns
$t_{PLZ}$			1.5	3.3	4.5	1.5	5.3	1.5	5	


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


**SN54ABT16863, SN74ABT16863**  
**18-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**  
 SCBS225A - JUNE 1992 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

# SN54ABT16952, SN74ABT16952 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS082B – FEBRUARY 1991 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II B™* BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 1\text{ V}$  at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description


The 'ABT16952 are 16-bit registered transceivers that contains two sets of D-type flip-flops for temporary storage of data flowing in either direction. The 'ABT16952 can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable ( $\overline{OEAB}$  or  $\overline{OEBA}$ ) input low accesses the data on either port.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16952 is packaged in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16952 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16952 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT16952...WD PACKAGE  
SN74ABT16952...DGG OR DL PACKAGE  
(TOP VIEW)



Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated



**SN54ABT16952, SN74ABT16952**  
**16-BIT REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS082B - FEBRUARY 1991 - REVISED JULY 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT16952, SN74ABT16952 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS082B - FEBRUARY 1991 - REVISED JULY 1994


FUNCTION TABLE†

INPUTS				OUTPUT B
CLKENAB	CLKAB	OEAB	A	
H	X	L	X	B <sub>0</sub> ‡
X	L	L	X	B <sub>0</sub> ‡
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z

† A-to-B data flow is shown; B-to-A data flow is similar but uses CLKENBA, CLKBA, and OEBA.

‡ Level of B before the indicated steady-state input conditions were established.

**logic diagram (positive logic)**



# SN54ABT16952, SN74ABT16952

## 16-BIT REGISTERED TRANSCIEVERS

### WITH 3-STATE OUTPUTS

SCBS082B - FEBRUARY 1991 - REVISED JULY 1994

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16952 .....	96 mA
SN74ABT16952 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

#### recommended operating conditions (see Note 3)

	SN54ABT16952		SN74ABT16952		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$ High-level input voltage	2		2		V
$V_{IL}$ Low-level input voltage		0.8		0.8	V
$V_I$ Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$ High-level output current		-24		-32	mA
$I_{OL}$ Low-level output current		48		64	mA
$\Delta t/\Delta v$ Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$ Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

**SN54ABT16952, SN74ABT16952**  
**16-BIT REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS082B – FEBRUARY 1991 – REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16952		SN74ABT16952		UNIT	
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		V	
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3		3			
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				
			I <sub>OH</sub> = -32 mA	2*					2		
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V			0.55			0.55		V	
			I <sub>OL</sub> = 48 mA								
			I <sub>OL</sub> = 64 mA			0.55*					0.55
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND	±1					±1		μA	
	A or B ports	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND	±100			±100		±100			
I <sub>OZH</sub> ‡		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V	50			50		50		μA	
I <sub>OZL</sub> ‡		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V	-50			-50		-50		μA	
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V	±100					±100		μA	
I <sub>CEX</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	50			50		50		μA	
I <sub>O</sub> §		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-200	-50	-200	-50	-200	mA	
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		2	2		2		mA	
			Outputs low		35	35		35			
			Outputs disabled		2	2		2			
ΔI <sub>CC</sub> ¶		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	0.5			0.5		0.5		μA	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V	3							pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V	8.5							pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT16952, SN74ABT16952**  
**16-BIT REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS082B – FEBRUARY 1991 – REVISED JULY 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT16952		SN74ABT16952		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	150	0	150	0	150	MHz
t <sub>w</sub> †	Pulse duration, CLKAB or CLKBA high or low	3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, before CLKAB↑ or CLKBA↑	A or B	3.5	3.5	3.5			ns
		CLKENAB or CLKENBA	3	3	3			
t <sub>h</sub>	Hold time, after CLKAB↑ or CLKBA↑	A or B	1			1		ns
		CLKENAB or CLKENBA	1	1	1			

† This parameter is specified by design but not tested.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT16952		SN74ABT16952		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			150			150		150		MHz
t <sub>PLH</sub>	CLK	A or B	1	2.6	3.9	1	4.4	1	4.3	ns
t <sub>PHL</sub>			1	2.6	4.2	1	4.6	1	4.5	
t <sub>PZH</sub>	OE	A or B	1	2.5	3.8	1	4.7	1	4.6	ns
t <sub>PZL</sub>			1	2.8	5.1	1	6.1	1	6	
t <sub>PHZ</sub>	OE	A or B	1.7	3.4	4.7		6.1	1.7	5.5	ns
t <sub>PLZ</sub>			1.3	3	3.9	1.3	4.8	1.3	4.2	

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54ABT16952, SN74ABT16952  
16-BIT REGISTERED TRANSCEIVERS  
WITH 3-STATE OUTPUTS


SCBS082B - FEBRUARY 1991 - REVISED JULY 1994

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



<b>General Information</b>	<b>1</b>
<b>ABT Octals</b>	<b>2</b>
<b>ABT Widebus™</b>	<b>3</b>
<b>ABTE/ETL Widebus™</b>	<b>4</b>
<b>ABT Widebus+™</b>	<b>5</b>
<b>ABT Memory Drivers</b>	<b>6</b>
<b>Futurebus+/BTL Transceivers</b>	<b>7</b>
<b>IEEE 1149.1 (JTAG) Boundary-Scan Logic</b>	<b>8</b>
<b>LVT Octals</b>	<b>9</b>
<b>LVT Widebus™</b>	<b>10</b>
<b>LVT Memory Drivers</b>	<b>11</b>
<b>GTL Widebus™</b>	<b>12</b>
<b>Application Notes and Articles</b>	<b>13</b>
<b>Characterization Information</b>	<b>14</b>
<b>Mechanical Data</b>	<b>15</b>



# Contents

	<b>Page</b>
'ABTE16245 16-Bit Incident-Wave Switching Bus Transceivers .....	4-3
'ABTE16246 11-Bit Incident-Wave Switching Bus-Control Transceivers .....	4-11

**4**


**ABTE/ETL Widebus™**

# SN54ABTE16245, SN74ABTE16245 16-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS226D – JULY 1993 – REVISED AUGUST 1994

- Supports the VME64 ETL Specification
- Reduced, TTL-Compatible, Input Threshold Range
- High-Drive Outputs ( $I_{OH} = -60$  mA,  $I_{OL} = 90$  mA) Support 25- $\Omega$  Incident-Wave Switching
- $V_{CCBIAS}$  Pin Minimizes Signal Distortion During Live Insertion
- Internal Pullup Resistor on  $\overline{OE}$  Keeps Outputs in High-Impedance State During Power Up or Power Down
- Members of the Texas Instruments *Widebus*<sup>™</sup> Family
- State-of-the-Art *EPIC-II B*<sup>™</sup> BICMOS Design Significantly Reduces Power Dissipation
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- 25- $\Omega$  Series Dampening Resistor on B Port
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-Mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54ABTE16245 . . . WD PACKAGE  
SN74ABTE16245 . . . DGG OR DL PACKAGE  
(TOP VIEW)



## description

The 'ABTE16245 are 16-bit (dual-octal) noninverting 3-state transceivers designed for synchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses are effectively isolated.

The B port has a 25- $\Omega$  series output resistor to reduce ringing. Active bus-hold inputs are also found on the B port to hold unused or floating inputs at a valid logic level.

The A port provides for the precharging of the outputs via  $V_{CCBIAS}$ , which establishes a voltage between 1.3 V and 1.7 V when  $V_{CC}$  is not connected.

The SN74ABTE16245 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABTE16245 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ABTE16245 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


**SN54ABTE16245, SN74ABTE16245**  
**16-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS226D - JULY 1993 - REVISED AUGUST 1994

**FUNCTION TABLE**  
 (each 8-bit section)

INPUTS		OPERATION
$\overline{OE}$	DIR	
L	L	A data to B bus
L	H	B data to A bus
H	X	Isolation

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**SN54ABTE16245, SN74ABTE16245**  
**16-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS226D - JULY 1993 - REVISED AUGUST 1994

**recommended operating conditions (see Note 3)**

		SN54ABTE16245			SN74ABTE16245			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage	$\overline{OE}$		2	2		V	
		Except $\overline{OE}$		1.6	1.6			
V <sub>IL</sub>	Low-level input voltage	$\overline{OE}$			0.8		V	
		Except $\overline{OE}$			1.4			
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	0		V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	B bus			-12		mA	
		A bus			-24			
I <sub>OL</sub>	Low-level output current	B bus			12		mA	
		A bus			64			
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10		ns/V	
T <sub>A</sub>	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: Unused or floating pins (input or A-bus I/O) must be held high or low.



**SN54ABTE16245, SN74ABTE16245**  
**16-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS226D - JULY 1993 - REVISED AUGUST 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54ABTE16245			SN74ABTE16245			UNIT	
				MIN	TYP†	MAX	MIN	TYP†	MAX		
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA		-1.2			-1.2			V	
V <sub>OH</sub>	B port	V <sub>CC</sub> = 5.5 V, I <sub>OH</sub> = -100 μA		V <sub>CC</sub> -0.2			V <sub>CC</sub> -0.2			V	
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -1 mA	2.4		2.4					
			I <sub>OH</sub> = -12 mA	2		2					
	A port	V <sub>CC</sub> = 5.5 V, I <sub>OH</sub> = -1 mA		4.5			4.5				
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -32 mA	2.4		2.4					
			I <sub>OH</sub> = -64 mA			2					
V <sub>OL</sub>	B port	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 1 mA		0.4		0.4	V			
			I <sub>OL</sub> = 12 mA				0.8				
	A port	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA		0.55		0.55				
			I <sub>OL</sub> = 90 mA				0.9				
I <sub>I</sub> (hold)	B port	V <sub>CC</sub> = 4.5 V	V <sub>I</sub> = 0.8 V	100		100		μA			
			V <sub>I</sub> = 2 V	-100		-100					
		V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 to 5.5 V		±500		±500					
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1			±1			μA	
	A or B ports	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±20			±20				
I <sub>OZH</sub> ‡	A port	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V		10			10			μA	
I <sub>OZL</sub> ‡	A port	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V		-10			-10			μA	
I <sub>O</sub>	A port	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0		-50	-120	-180	-50	-180	μA		
	B port			-25	-52	-90	-25	-90			
I <sub>off</sub>			V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V, V <sub>CCBIAS</sub> = 0		±100			±100			μA
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND		Outputs high		28	36	28	36	mA	
				Outputs low		38	48	38	48		
				Outputs disabled		20	32	20	32		
I <sub>CCD</sub>	A or B ports	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF		OE high		0.02		0.02		mA/MHz	
				OE low		0.33		0.33			
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V		2.5	4	2.5	4	pF			
C <sub>io</sub>	I/O ports	V <sub>O</sub> = 2.5 V or 0.5 V		4.5	8	4.5	8	pF			

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.



# SN54ABTE16245, SN74ABTE16245 16-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS226D – JULY 1993 – REVISED AUGUST 1994

## live-insertion specifications over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS	SN54ABTE16245			SN74ABTE16245			UNIT	
		MIN	TYP†	MAX	MIN	TYP†	MAX		
I <sub>CC</sub> (V <sub>CC</sub> BIAS)	V <sub>CC</sub> = 0 to 4.5 V, V <sub>CC</sub> BIAS = 4.5 V to 5.5 V, I <sub>O</sub> (DC) = 0	250	700		250	700	μA		
	V <sub>CC</sub> = 4.5 V to 5.5 V‡, V <sub>CC</sub> BIAS = 4.5 V to 5.5 V, I <sub>O</sub> (DC) = 0		20			20			
V <sub>O</sub>	A port	V <sub>CC</sub> = 0, V <sub>CC</sub> BIAS = 4.5 V to 5.5 V	1.1	1.5	1.9	1.1	1.5	1.9	V
		V <sub>CC</sub> = 0, V <sub>CC</sub> BIAS = 4.75 V to 5.25 V	1.3	1.5	1.7	1.3	1.5	1.7	
I <sub>O</sub>	A port	V <sub>CC</sub> = 0, V <sub>O</sub> = 0, V <sub>CC</sub> BIAS = 4.5 V	-20		-100	-20		-100	μA
		V <sub>CC</sub> = 0, V <sub>O</sub> = 3 V, V <sub>CC</sub> BIAS = 4.5 V	20		100	20		100	

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ V<sub>CC</sub> - 0.5 V < V<sub>CC</sub>BIAS

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABTE16245		SN74ABTE16245		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	B	1.5	3.3	4.2	1.5	5.4	1.5	5.2	ns
t <sub>PHL</sub>			1.5	3.8	4.6	1.5	5.4	1.5	5.2	
t <sub>PLH</sub>	B	A	1.5	3	3.8	1.5	4.7	1.5	4.5	ns
t <sub>PHL</sub>			1.5	3.1	4	1.5	4.7	1.5	4.5	
t <sub>PZH</sub>	OE	A	2	3.9	5.3	2	6.4	2	6.2	ns
t <sub>PZL</sub>			2	4.4	5.9	2	7	2	6.8	
t <sub>PZH</sub>	OE	B	2	4.5	6	2	7.3	2	7.1	ns
t <sub>PZL</sub>			2	5	6.4	2	7.5	2	7.3	
t <sub>PHZ</sub>	OE	A	2	4.9	5.9	2	7	2	6.7	ns
t <sub>PLZ</sub>			2	3.7	4.6	2	5.4	2	5.1	
t <sub>PHZ</sub>	OE	B	2	5.2	6.2	2	7.2	2	7	ns
t <sub>PLZ</sub>			2	4	5	2	5.8	2	5.5	



**SN54ABTE16245, SN74ABTE16245**  
**16-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS226D – JULY 1993 – REVISED AUGUST 1994

**extended switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Note 4 and Figure 2)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABTE16245		SN74ABTE16245		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	B	A	$R_X = 13 \Omega$	1.5	3.2	4	1.5	5	1.5	4.8	ns
$t_{PHL}$				1.5	3.8	4.7	1.5	5.8	1.5	5.6	
$t_{PLH}$	B	A	$R_X = 26 \Omega$	1.5	3.1	4	1.5	4.8	1.5	4.6	ns
$t_{PHL}$				1.5	3.5	4.4	1.5	5.2	1.5	4.9	
$t_{PLH}$	B	A	$R_X = 56 \Omega$	1.5	3	3.8	1.5	4.7	1.5	4.5	ns
$t_{PHL}$				1.5	3.3	4.2	1.5	5.1	1.5	4.7	
$t_{sk(p)}$	B	A	$R_X = \text{Open}$		0.1	0.6		2		2	ns
	A	B			0.4	0.8		2		2	
	B	A	$R_X = 26 \Omega$		0.3	0.8		2		2	
$t_{sk(o)}$	B	A	$R_X = \text{Open}$		0.3	0.7		1.3		1.3	ns
	A	B			0.7	1.1		1.3		1.3	
	B	A	$R_X = 26 \Omega$		0.5	1		1.3		1.3	
$t_t^\dagger$	B	A	$R_X = 26 \Omega$	0.5	0.8	1.5	0.5	1.5	0.5	1.5	ns
$t_t^\ddagger$	A	B	Rise or fall time 10%–90%	3.5	5.5	7.3	3.5	8.1	3.5	7.9	ns

$^\dagger t_r/t_f$  between  $V_O = 1$  V/2 V

$^\ddagger t_r/t_f$  between 10% and 90% of output waveform

NOTE 4: Limits are specified but not tested.


**extended output characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (see Note 4 and Figures 1 and 2)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	LOAD	SN54ABTE16245		SN74ABTE16245		UNIT
					MIN	MAX	MIN	MAX	
$t_{sk(pr)}$	A	B	$V_{CC} = \text{Constant},$ $\Delta T_A = 20^\circ$ C	$R_X = 56 \Omega$	3		2.5		ns
	B	A			4.5		4		
$t_{sk(\text{load})}$	B	B	$V_{CC} = \text{Constant},$ Temperature = Constant	$R_X = 13, 26,$ or $56 \Omega$	4.5		4		ns

NOTE 4: Limits are specified but not tested.



**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A. Pulse skew,  $t_{sk(p)}$ , is defined as the difference in propagation delay times  $t_{PLH1}$  and  $t_{PHL1}$  on the same terminal at identical operating conditions.
- B. Output skew,  $t_{sk(o)}$ , is defined as the difference in propagation delay of the fastest and slowest paths on a single device that originate at either a single input or multiple simultaneously switched inputs, (e.g.,  $t_{PLH1} - t_{PLH2}$ ).
- C. Temperature skew,  $t_{sk(temp)}$ , is the output skew of two devices, both having the same value of  $V_{CC} \pm 1\%$  and with package temperature differences of  $20^\circ\text{C}$  from each other.
- D. Load skew,  $t_{sk(load)}$ , is measured with  $R_X$  in Figure 2 at  $13 \Omega$  for one unit and  $56 \Omega$  for the other unit.


**Figure 1. Voltage Waveforms for Extended Characteristics**



# SN54ABTE16245, SN74ABTE16245 16-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS226D - JULY 1993 - REVISED AUGUST 1994

## PARAMETER MEASUREMENT INFORMATION



†  $R_X = 13, 26, 56 \Omega$


### LOAD CIRCUIT FOR OUTPUTS



### VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

SWITCHING TABLE LOADS	S1	S2
$t_{PLH}/t_{PHL}$ (A and B port)	Up	Open
$t_{PLZ}/t_{PZL}$	Up	7 V
$t_{PHZ}/t_{PZH}$	Up	Open

EXTENDED SWITCHING TABLE LOADS	S1	S2
$t_{PLH}/t_{PHL}/t_{sk}$ (A port)	Down	X
$t_{PLH}/t_{PHL}/t_{sk}$ (B port)	Up	Open
$t_t$ (A port) (see Note E)	Down	X
$t_t$ (B port) (see Note F)	Up	Open



### VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_t$  is measured at 1 V to 2 V.  
 F.  $t_t$  is measured at 10% to 90%.


Figure 2. Load Circuit and Voltage Waveforms

# SN54ABTE16246, SN74ABTE16246 11-BIT INCIDENT-WAVE SWITCHING BUS-CONTROL TRANSCEIVERS WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS

SCBS227B - JULY 1993 - REVISED AUGUST 1994

- Supports the VME64 ETL Specification
- Reduced, TTL-Compatible, Input Threshold Range
- High-Drive Outputs ( $I_{OH} = -60$  mA,  $I_{OL} = 90$  mA) Support 25- $\Omega$  Incident-Wave Switching
- $V_{CCBIAS}$  Pin Minimizes Signal Distortion During Live Insertion
- Internal Pullup Resistor on  $\overline{OE}$  Keeps Outputs in High-Impedance State During Power Up or Power Down
- Members of the Texas Instruments *Widebus*<sup>TM</sup> Family
- State-of-the-Art *EPIC-II B*<sup>TM</sup> BICMOS Design Significantly Reduces Power Dissipation
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- 25- $\Omega$  Series Dampening Resistor on B Port
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-Mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54ABTE16246...WD PACKAGE  
SN74ABTE16246...DGG OR DL PACKAGE  
(TOP VIEW)



## description

The 'ABTE16246 are 11-bit noninverting transceivers designed for synchronous two-way communication between buses. These devices consist of open-collector and 3-state outputs. They allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses are effectively isolated. When  $\overline{OE}$  is low, the device is active.

The B port has a 25- $\Omega$  series output resistor to reduce ringing. Active bus-hold inputs are also found on the B port to hold unused or floating inputs at a valid logic level.

The A port provides for the precharging of the outputs via  $V_{CCBIAS}$ , which establishes a voltage between 1.3 V and 1.7 V when  $V_{CC}$  is not connected.

The SN74ABTE16246 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABTE16246 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ABTE16246 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


**SN54ABTE16246, SN74ABTE16246**  
**11-BIT INCIDENT-WAVE SWITCHING BUS-CONTROL TRANSCEIVERS**  
**WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS**

SCBS227B - JULY 1993 - REVISED AUGUST 1994

FUNCTION TABLE

INPUTS		OPERATION
$\overline{OE}$	DIR	
L	L	A data to B bus
L	H	B data to A bus
H	X	Isolation

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABTE16246, SN74ABTE16246**  
**11-BIT INCIDENT-WAVE SWITCHING BUS-CONTROL TRANSCEIVERS**  
**WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS**

SCBS227B - JULY 1993 - REVISED AUGUST 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.  
 For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 3)**

		SN54ABTE16246			SN74ABTE16246			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	$\overline{OE}$			2			V
		Except $\overline{OE}$			1.6			
$V_{IL}$	Low-level input voltage	$\overline{OE}$			0.8			V
		Except $\overline{OE}$			1.4			
$V_{OH}$	High-level output voltage	1A-8A			5.5	0	5.5	V
$V_I$	Input voltage	0	$V_{CC}$		0	$V_{CC}$		V
$I_{OH}$	High-level output current	B bus			-12			mA
		9A-11A			-24			
$I_{OL}$	Low-level output current	B bus			12			mA
		A bus			64			
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10			ns/V
$T_A$	Operating free-air temperature	-55	125		-40	85		°C

NOTE 3: Unused or floating pins (input or A-bus I/O) must be held high or low.



**SN54ABTE16246, SN74ABTE16246**  
**11-BIT INCIDENT-WAVE SWITCHING BUS-CONTROL TRANSCEIVERS**  
**WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS**

SCBS227B – JULY 1993 – REVISED AUGUST 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		SN54ABTE16246		SN74ABTE16246		UNIT		
				MIN	TYP†	MAX	MIN		TYP†	MAX
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA		-1.2		-1.2		V		
V <sub>OH</sub>	B port	V <sub>CC</sub> = 5.5 V, I <sub>OH</sub> = -100 μA		V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		V		
		V <sub>CC</sub> = 4.5 V		2.4		2.4				
			I <sub>OH</sub> = -1 mA		2		2			
			I <sub>OH</sub> = -12 mA		2		2			
9A-11A	V <sub>CC</sub> = 5.5 V, I <sub>OH</sub> = -1 mA		4.5		4.5		V			
	V <sub>CC</sub> = 4.5 V		2.4		2.4					
		I <sub>OH</sub> = -32 mA		2		2				
		I <sub>OH</sub> = -64 mA		2		2				
I <sub>OH</sub>	1A-8A	V <sub>CC</sub> = 4.5 V, V <sub>OH</sub> = 5.5 V		20		20		μA		
V <sub>OL</sub>	B port	V <sub>CC</sub> = 4.5 V		I <sub>OL</sub> = 1 mA		0.4		V		
				I <sub>OL</sub> = 12 mA		0.8				
	A port	V <sub>CC</sub> = 4.5 V		I <sub>OL</sub> = 64 mA		0.55				
				I <sub>OL</sub> = 90 mA		0.9				
I <sub>I</sub> (hold)	B port	V <sub>CC</sub> = 4.5 V		V <sub>I</sub> = 0.8 V		100		μA		
				V <sub>I</sub> = 2 V		-100				
		V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0 to 5.5 V		±500		±500				
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1		±1		μA		
	A or B ports			±20		±20				
I <sub>OZH</sub> ‡	9A-11A	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V		10		10		μA		
I <sub>OZL</sub> ‡	9A-11A	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V		-10		-10		μA		
I <sub>O</sub>	A port	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0		-50	-120	-180	-50	-180	μA	
	B port			-25	-52	-90	-25	-90		
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>CC</sub> BIAS = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V		±100		±100		μA		
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND		Outputs high		28	36	28	36	mA
				Outputs low		38	48	38	48	
				Outputs disabled		20	32	20	32	
I <sub>CCD</sub>	A or B ports	V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF		OE high		0.02		0.02		mA/ MHz
				OE low		0.33		0.33		
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V		2.5		4		pF		
C <sub>io</sub>	I/O ports	V <sub>O</sub> = 2.5 V or 0.5 V		4.5		8		pF		

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.



**SN54ABTE16246, SN74ABTE16246**  
**11-BIT INCIDENT-WAVE SWITCHING BUS-CONTROL TRANSCEIVERS**  
**WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS**

SCBS227B - JULY 1993 - REVISED AUGUST 1994

**live-insertion specifications over recommended operating free-air temperature range**

PARAMETER	TEST CONDITIONS	SN54ABTE16246			SN74ABTE16246			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
I <sub>CC</sub> (V <sub>CC</sub> BIAS)	V <sub>CC</sub> = 0 to 4.5 V, V <sub>CC</sub> BIAS = 4.5 V to 5.5 V, I <sub>O</sub> (DC) = 0		250	700		250	700	μA
	V <sub>CC</sub> = 4.5 V to 5.5 V‡, V <sub>CC</sub> BIAS = 4.5 V to 5.5 V, I <sub>O</sub> (DC) = 0		20			20		
V <sub>O</sub>	A port	V <sub>CC</sub> = 0, V <sub>CC</sub> BIAS = 4.5 V to 5.5 V			1.1	1.5	1.9	V
		V <sub>CC</sub> = 0, V <sub>CC</sub> BIAS = 4.75 V to 5.25 V			1.3	1.5	1.7	
I <sub>O</sub>	A port	V <sub>CC</sub> = 0, V <sub>O</sub> = 0, V <sub>CC</sub> BIAS = 4.5 V			-20		-100	μA
		V <sub>CC</sub> = 0, V <sub>O</sub> = 3 V, V <sub>CC</sub> BIAS = 4.5 V			20		100	

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ V<sub>CC</sub> - 0.5 V < V<sub>CC</sub>BIAS

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 2)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABTE16246		SN74ABTE16246		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	B	1.5	3.1	4.2	1.5	5.4	1.5	5.2	ns
t <sub>PHL</sub>			1.5	3.5	4.6	1.5	5.4	1.5	5.2	
t <sub>PLH</sub>	9B-11B	9A-11A	1.5	3	3.8	1.5	4.7	1.5	4.5	ns
t <sub>PHL</sub>			1.5	3.2	4	1.5	4.7	1.5	4.5	
t <sub>PLH</sub> §	1B-8B	1A-8A	1.5	3.2	4	1.5	4.7	1.5	4.5	ns
t <sub>PLH</sub> ¶			7.5	8.9	9.7	7.5	10.6	7.5	10.3	ns
t <sub>PHL</sub>			1.5	3.2	4	1.5	4.7	1.5	4.5	ns
t <sub>PZH</sub>	OE	9A-11A	2	4.3	5.3	2	6.4	2	6.2	ns
t <sub>PZL</sub>		1A-11A	2	4.4	5.4	2	7	2	6.8	
t <sub>PZH</sub>	OE	B	2	4.3	6	2	7.3	2	7.1	ns
t <sub>PZL</sub>			2	4.5	6.4	2	7.5	2	7.3	
t <sub>PHZ</sub>	OE	9A-11A	2	4.2	5.9	2	7	2	6.7	ns
t <sub>PLZ</sub>		1A-11A	2	3.5	4.6	2	5.4	2	5.1	
t <sub>PHZ</sub>	OE	B	2.5	4.3	6.2	2.5	7.2	2.5	7	ns
t <sub>PLZ</sub>			2	3.6	5	2	5.8	2	5.5	

§ Measurement point is V<sub>OL</sub> + 0.3 V.

¶ Measurement point is V<sub>OL</sub> + 1.5 V.



**SN54ABTE16246, SN74ABTE16246**  
**11-BIT INCIDENT-WAVE SWITCHING BUS-CONTROL TRANSCEIVERS**  
**WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS**

SCBS227B - JULY 1993 - REVISED AUGUST 1994

extended switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Note 4 and Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABTE16246		SN74ABTE16246		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	9B-11B	9A-11A	R <sub>X</sub> = 13 Ω	1.5	3.2	4	1.5	5	1.5	4.8	ns
t <sub>PHL</sub>				1.5	3.8	4.7	1.5	5.8	1.5	5.6	
t <sub>PHL</sub>	1B-8B	1A-8A	R <sub>X</sub> = 13 Ω	1.5	3.3	4.2	1.5	5	1.5	4.8	ns
t <sub>PLH</sub>	9B-11B	9A-11A	R <sub>X</sub> = 26 Ω	1.5	3.1	4	1.5	4.8	1.5	4.6	ns
t <sub>PHL</sub>				1.5	3.5	4.4	1.5	5.2	1.5	4.9	
t <sub>PHL</sub>	1B-8B	1A-8A	R <sub>X</sub> = 26 Ω	1.5	3.1	4	1.5	4.6	1.5	4.4	ns
t <sub>PLH</sub>	9B-11B	1A-8A	R <sub>X</sub> = 56 Ω	1.5	3	3.8	1.5	4.7	1.5	4.5	ns
t <sub>PHL</sub>				1.5	3.3	4.2	1.5	5.1	1.5	4.7	
t <sub>PHL</sub>	1B-8B	1A-8A	R <sub>X</sub> = 56 Ω	1.5	3	4	1.5	4.6	1.5	4.4	ns
t <sub>sk(p)</sub>	B	A	R <sub>X</sub> = Open	0.1		0.6	2		2		ns
	A	B		0.4		0.8	2		2		
	B	A	R <sub>X</sub> = 26 Ω	0.3		0.8	2		2		
t <sub>sk(o)</sub>	B	A	R <sub>X</sub> = Open	0.3		0.7	1.3		1.3		ns
	A	B		0.7		1.1	1.3		1.3		
	B	A	R <sub>X</sub> = 26 Ω	0.5		1	1.3		1.3		
t <sub>t</sub> <sup>†</sup>	B	A	R <sub>X</sub> = 26 Ω	0.5	0.8	1.5	0.5	1.5	0.5	1.5	ns
t <sub>t</sub> <sup>‡</sup>	A	B	Rise or fall time 10%-90%	3.5	5.5	7.3	3.5	8.1	3.5	7.9	ns

<sup>†</sup> t<sub>r</sub>/t<sub>f</sub> between V<sub>O</sub> = 1 V/2 V.

<sup>‡</sup> t<sub>r</sub>/t<sub>f</sub> between 10% and 90% of output waveform

NOTE 4: Limits are specified but not tested.

extended output characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (see Note 4 and Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	LOAD	SN54ABTE16246		SN74ABTE16246		UNIT
					MIN	MAX	MIN	MAX	
t <sub>sk(temp)</sub>	A	B	V <sub>CC</sub> = Constant, ΔT <sub>A</sub> = 20°C		3		2.5		ns
	B	A		R <sub>X</sub> = 56 Ω	4.5		4		
t <sub>sk(load)</sub>	B	A	V <sub>CC</sub> = Constant, Temperature = Constant	R <sub>X</sub> = 13, 26, or 56 Ω	4.5		4		ns


NOTE 4: Limits are specified but not tested.



**SN54ABTE16246, SN74ABTE16246**  
**11-BIT INCIDENT-WAVE SWITCHING BUS-CONTROL TRANSCEIVERS**  
**WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS**

SCBS227B – JULY 1993 – REVISED AUGUST 1994

**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A. Pulse skew,  $t_{sk(p)}$ , is defined as the difference in propagation delay times  $t_{PLH1}$  and  $t_{PHL1}$  on the same terminal at identical operating conditions.
- B. Output skew,  $t_{sk(o)}$ , is defined as the difference in propagation delay of the fastest and slowest paths on a single device that originate at either a single input or multiple simultaneously switched inputs, (e.g.,  $t_{PLH1} - t_{PLH2}$ ).
- C. Temperature skew,  $t_{sk(temp)}$ , is the output skew of two devices, both having the same value of  $V_{CC} \pm 1\%$  and with package temperature differences of  $20^\circ\text{C}$  from each other.
- D. Load skew,  $t_{sk(load)}$ , is measured with  $R_X$  in Figure 2 at  $13 \Omega$  for one unit and  $56 \Omega$  for the other unit.


**Figure 1. Voltage Waveforms for Extended Characteristics**



**SN54ABTE16246, SN74ABTE16246**  
**11-BIT INCIDENT-WAVE SWITCHING BUS-CONTROL TRANSCEIVERS**  
**WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS**


SCBS227B - JULY 1993 - REVISED AUGUST 1994

**PARAMETER MEASUREMENT INFORMATION**



†  $R_X = 13, 26, 56 \Omega$


**LOAD CIRCUIT FOR OUTPUTS**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**

SWITCHING TABLE LOADS	S1	S2
$t_{PLH}/t_{PHL}$ (9A - 11A and B port)	Up	Open
$t_{PLH}/t_{PHL}$ (1A - 8A)	Up	7 V
$t_{PLZ}/t_{PZL}$	Up	7 V
$t_{PHZ}/t_{PZH}$ (except 1A - 8A)	Up	Open

EXTENDED SWITCHING TABLE LOADS	S1	S2
$t_{PLH}/t_{PHL}/t_{sk}$ (A port)	Down	X
$t_{PLH}/t_{PHL}/t_{sk}$ (B port)	Up	Open
$t_t$ (A port) (see Note E)	Down	X
$t_t$ (B port) (see Note F)	Up	Open



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_t$  is measured at 1 V to 2 V.  
 F.  $t_t$  is measured at 10% to 90%.

**Figure 2. Load Circuit and Voltage Waveforms**

<b>General Information</b>	<b>1</b>
<b>ABT Octals</b>	<b>2</b>
<b>ABT Widebus™</b>	<b>3</b>
<b>ABTE/ETL Widebus™</b>	<b>4</b>
<b>ABT Widebus+™</b>	<b>5</b>
<b>ABT Memory Drivers</b>	<b>6</b>
<b>Futurebus+/BTL Transceivers</b>	<b>7</b>
<b>IEEE 1149.1 (JTAG) Boundary-Scan Logic</b>	<b>8</b>
<b>LVT Octals</b>	<b>9</b>
<b>LVT Widebus™</b>	<b>10</b>
<b>LVT Memory Drivers</b>	<b>11</b>
<b>GTL Widebus™</b>	<b>12</b>
<b>Application Notes and Articles</b>	<b>13</b>
<b>Characterization Information</b>	<b>14</b>
<b>Mechanical Data</b>	<b>15</b>

# Contents

	<b>Page</b>
'ABT32245 36-Bit Bus Transceivers .....	5-3
'ABT32316 16-Bit Tri-Port Universal Bus Exchangers .....	5-11
'ABT32318 18-Bit Tri-Port Universal Bus Exchangers .....	5-19
'ABT32501 36-Bit Universal Bus Transceivers .....	5-27
'ABT32543 36-Bit Registered Bus Transceivers .....	5-35

5


ABT Widebus+™

# SN54ABT32245, SN74ABT32245 36-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS228B - JUNE 1992 - REVISED JULY 1994

- Members of the Texas Instruments *Widebus+*™ Family
- State-of-the-Art *EPIC-II*B™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- High-Drive Outputs (-32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Bus-Hold Inputs Eliminate the Need for External Pullup Resistors
- Packaged in 100-Pin Plastic Thin Quad Flat (PZ) Package With  $14 \times 14$ -mm Body Using 0.5-mm Lead Pitch

SN74ABT32245 . . . PZ PACKAGE  
(TOP VIEW)



## description

The 'ABT32245 are 36-bit (quad 9-bit) noninverting 3-state transceivers designed for synchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

These devices can be used as four 9-bit transceivers, two 18-bit transceivers, or one 36-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) inputs. The output-enable ( $\overline{OE}$ ) inputs can be used to disable the device so that the buses are effectively isolated.

Widebus+ and EPIC-II B are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

**SN54ABT32245, SN74ABT32245**  
**36-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS228B - JUNE 1992 - REVISED JULY 1994

**description (continued)**

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ABT32245 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ABT32245 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


**FUNCTION TABLE**  
(each 9-bit section)

INPUTS		OPERATION
$\overline{OE}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

**SN54ABT32245, SN74ABT32245**  
**36-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS228B - JUNE 1992 - REVISED JULY 1994

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT32245 .....	96 mA
SN74ABT32245 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2) .....	1.2 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



**SN54ABT32245, SN74ABT32245**  
**36-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS228B – JUNE 1992 – REVISED JULY 1994

**recommended operating conditions**

		SN54ABT32245		SN74ABT32245		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate		10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate	200		200		μs/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54ABT32245, SN74ABT32245**  
**36-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS228B - JUNE 1992 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	SN54ABT32245			SN74ABT32245			UNIT	
			MIN	TYP†	MAX	MIN	TYP†	MAX		
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2			-1.2	V	
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5			V	
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3				
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2						2
			I <sub>OH</sub> = -32 mA							
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55			V	
			I <sub>OL</sub> = 64 mA			0.55				
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1			±1	μA	
	A or B ports	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±20			±20		
I <sub>I</sub> (hold)	A or B ports	V <sub>CC</sub> = 4.5 V	V <sub>I</sub> = 0.8 V			100			μA	
			V <sub>I</sub> = 2 V			-100				
I <sub>OZPU</sub> ‡		V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 V to 2.7 V, OE = X			±50			±50	μA	
I <sub>OZPD</sub> ‡		V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 V to 2.7 V, OE = X			±50			±50	μA	
I <sub>OZH</sub> §		V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, OE ≥ 2 V			10			10	μA	
I <sub>OZL</sub> §		V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, OE ≥ 2 V			-10			-10	μA	
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100			±100	μA	
I <sub>CEX</sub>		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50			μA	
I <sub>O</sub> ¶		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-100	-180	mA	
I <sub>CC</sub>		V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high			3			mA	
			Outputs low			20				
			Outputs disabled			2				
ΔI <sub>CC</sub> #		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			1			1	mA	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			3.5			3.5	pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			9.5			9.5	pF	

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ This parameter is specified by characterization.

§ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



# SN54ABT32245, SN74ABT32245

## 36-BIT BUS TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCBS228B - JUNE 1992 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT32245		SN74ABT32245		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	A or B	B or A	1.7	3.2	4.4	1.7	5.3	1.7	5	ns
tPHL			1.7	3.3	4.6	1.7	5.3	1.7	5.2	
tPZH	$\overline{OE}$	B or A	1.6	4.2	6.1	1.6	7.6	1.6	7.3	ns
tPZL			2.7	5.2	7	2.7	8.2	2.7	8.1	
tPHZ	$\overline{OE}$	B or A	1.3	3.9	6.1	1.3	6.7	1.3	6.5	ns
tPLZ			2	4.4	6.6	2	7.2	2	6.9	

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES  
 INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES  
 LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




# SN54ABT32316, SN74ABT32316 16-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS

SCBS179A – JUNE 1992 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus+*™ Family
- State-of-the-Art *EPIC-IIB*™ BiCMOS Design Significantly Reduces Power Dissipation
- *UBE*™ (Universal Bus Exchanger) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- High-Drive Outputs (–32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in 80-Pin Plastic Thin Quad Flat (PN) Package With  $12 \times 12$ -mm Body Using 0.5-mm Lead Pitch

SN74ABT32316 . . . PN PACKAGE  
(TOP VIEW)



NC – No internal connection

Widebus+, EPIC-IIB, and UBE are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA Information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

# SN54ABT32316, SN74ABT32316 16-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS

SCBS179A – JUNE 1992 – REVISED JULY 1994

---

## description

The 'ABT32316 consists of three 16-bit registered input/output (I/O) ports. These registers combine D-type latches and flip-flops to allow data flow in transparent, latch, and clock modes. Data from one input port can be exchanged to one or more of the other ports. Because of the universal storage element, multiple combinations of real-time and stored data can be exchanged among the three ports.

Data flow in each direction is controlled by the output-enable ( $\overline{OE_A}$ ,  $\overline{OE_B}$ , and  $\overline{OE_C}$ ), select-control (SELA, SELB, and SELC), latch-enable (LEA, LEB, and LEC), and clock (CLKA, CLKB, and CLKC) inputs. The A data register operates in the transparent mode when LEA is high. When LEA is low, data is latched if CLKA is held at a high or low logic level. If LEA and clock-enable A ( $\overline{CLKENA}$ ) are low, data is stored on the low-to-high transition of CLKA. Output data selection is accomplished by the select-control pins. All three ports have active-low output enables, so when the output-enable input is low, the outputs are active; when the output-enable input is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ABT32316 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ABT32316 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .



Function Tables

STORAGE†

INPUTS				OUTPUT
CLKENA	CLKA	LEA	A	
H	X	L	X	Q <sub>0</sub> ‡
L	↑	L	L	L
L	↑	L	H	H
X	H	L	X	Q <sub>0</sub> ‡
X	L	L	X	Q <sub>0</sub> ‡
X	X	H	L	L
X	X	H	H	H

† A-port register shown. B and C ports are similar but use CLKENB, CLKENC, CLKB, CLKC, LEB, and LEC.

‡ Output level before the indicated steady-state input conditions were established.

A-PORT OUTPUT

INPUTS		OUTPUT A
OEA	SELA	
H	X	Z
L	H	Output of C register
L	L	Output of B register

B-PORT OUTPUT

INPUTS		OUTPUT B
OEB	SELB	
H	X	Z
L	H	Output of A register
L	L	Output of C register


C-PORT OUTPUT

INPUTS		OUTPUT C
OEC	SELC	
H	X	Z
L	H	Output of B register
L	L	Output of A register

**SN54ABT32316, SN74ABT32316**  
**16-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS**

SCBS179A - JUNE 1992 - REVISED JULY 1994

**logic diagram (positive logic)**



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT32316, SN74ABT32316 16-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS

SCBS179A – JUNE 1992 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	–0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	–0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT32316 .....	96 mA
SN74ABT32316 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	–18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2) .....	1.1 W
Storage temperature range .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT32316		SN74ABT32316		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		–24		–32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200		200	$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	–55	125	–40	85	°C

NOTE 3: Unused or floating control pins must be held high or low.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



# SN54ABT32316, SN74ABT32316 16-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS

SCBS179A – JUNE 1992 – REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ABT32316			SN74ABT32316			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
$V_{IK}$	$V_{CC} = 4.5\text{ V}$ , $I_I = -18\text{ mA}$			-1.2			-1.2	V
$V_{OH}$	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -3\text{ mA}$	2.5			2.5			V
	$V_{CC} = 5\text{ V}$ , $I_{OH} = -3\text{ mA}$	3			3			
	$V_{CC} = 4.5\text{ V}$	2			2			
$V_{OL}$	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 48\text{ mA}$		0.55				V
		$I_{OL} = 64\text{ mA}$					0.55	
$I_I$	Control inputs	$V_{CC} = 0\text{ to }5.5\text{ V}$ , $V_I = V_{CC}\text{ or GND}$		$\pm 1$			$\pm 1$	$\mu\text{A}$
	A, B, or C ports	$V_{CC} = 2.1\text{ V to }5.5\text{ V}$ , $V_I = V_{CC}\text{ or GND}$		$\pm 20$			$\pm 20$	
$I_I(\text{hold})$	A, B, or C ports	$V_{CC} = 4.5\text{ V}$	$V_I = 0.8\text{ V}$	100		100		$\mu\text{A}$
			$V_I = 2\text{ V}$	-100		-100		
$I_{OZPU}^\ddagger$	$V_{CC} = 0\text{ to }2.1\text{ V}$ , $\overline{OE} = X$	$V_O = 0.5\text{ V to }2.7\text{ V}$		$\pm 50$			$\pm 50$	$\mu\text{A}$
$I_{OZPD}^\ddagger$	$V_{CC} = 2.1\text{ V to }0$ , $\overline{OE} = X$	$V_O = 0.5\text{ V to }2.7\text{ V}$		$\pm 50$			$\pm 50$	$\mu\text{A}$
$I_{OZH}^\S$	$V_{CC} = 2.1\text{ V to }5.5\text{ V}$ , $V_O = 2.7\text{ V}$ , $\overline{OE} \geq 2\text{ V}$			10			10	$\mu\text{A}$
$I_{OZL}^\S$	$V_{CC} = 2.1\text{ V to }5.5\text{ V}$ , $V_O = 0.5\text{ V}$ , $\overline{OE} \geq 2\text{ V}$			-10			-10	$\mu\text{A}$
$I_{off}$	$V_{CC} = 0$ , $V_I\text{ or }V_O \leq 4.5\text{ V}$			$\pm 100$			$\pm 100$	$\mu\text{A}$
$I_{CEX}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 5.5\text{ V}$	Outputs high		50			50	$\mu\text{A}$
$I_O^\parallel$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.5\text{ V}$			-50 -100 -180			-50 -100 -180	mA
$I_{CC}$	$V_{CC} = 5.5\text{ V}$ , $I_O = 0$ , $V_I = V_{CC}\text{ or GND}$	Outputs high		2			2	mA
		Outputs low		40			40	
		Outputs disabled		1			1	
$\Delta I_{CC}^\#$	$V_{CC} = 5.5\text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}\text{ or GND}$			0.5			0.5	mA
$C_I$	Control inputs	$V_I = 2.5\text{ V or }0.5\text{ V}$		3			3	pF
$C_{io}$	A, B, or C ports	$V_O = 2.5\text{ V or }0.5\text{ V}$		11.5			11.5	pF

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ This parameter is specified by characterization.

§ The parameters  $I_{OZH}$  and  $I_{OZL}$  include the input leakage current.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



# SN54ABT32316, SN74ABT32316 16-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS

SCBS179A - JUNE 1992 - REVISED JULY 1994

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

		SN54ABT32316		SN74ABT32316		UNIT
		MIN	MAX	MIN	MAX	
$f_{\text{clock}}$	Clock frequency	0	150	0	150	MHz
$t_w$	Pulse duration	LE high	3.3		3.3	ns
		CLK high or low	3.3		3.3	
$t_{\text{su}}$	Setup time	A, B, or C before CLK $\uparrow$	2.4		2.4	ns
		A or B before LE $\downarrow$	2.1		2.1	
		CLKEN before CLK $\uparrow$	3.2		3.2	
$t_h$	Hold time	A, B, or C after CLK $\uparrow$	1.4		1.4	ns
		A or B after LE $\downarrow$	2.1		2.1	
		CLKEN after CLK $\uparrow$	1.1		1.1	

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ABT32316		SN74ABT32316		UNIT
			MIN	MAX	MIN	MAX	
$f_{\text{max}}$			150		150		MHz
$t_{\text{PLH}}$	A, B, or C	C, B, or A	1.4	6.5	1.4	6.1	ns
$t_{\text{PHL}}$			1.1	6.8	1.1	6.6	
$t_{\text{PLH}}$	SEL	C, B, or A	1.4	6.7	1.4	6.5	ns
$t_{\text{PHL}}$			1.8	6.8	1.8	6.5	
$t_{\text{PLH}}$	LE	C, B, or A	2.6	8	2.6	7.5	ns
$t_{\text{PHL}}$			2.6	7.4	2.6	6.9	
$t_{\text{PLH}}$	CLK	C, B, or A	2.5	8	2.5	7.5	ns
$t_{\text{PHL}}$			2.5	7.2	2.5	6.7	
$t_{\text{PZH}}$	$\overline{\text{OE}}$	C, B, or A	1.5	6.7	1.5	6.4	ns
$t_{\text{PZL}}$			2.4	6.9	2.4	6.8	
$t_{\text{PHZ}}$	$\overline{\text{OE}}$	C, B, or A	1.5	6.1	1.5	6	ns
$t_{\text{PLZ}}$			1.9	6.4	1.9	6.1	

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT32316, SN74ABT32316 16-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS


SCBS179A – JUNE 1992 – REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms

# SN54ABT32318, SN74ABT32318 18-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS

SCBS180A – JUNE 1992 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus+*™ Family
- State-of-the-Art *EPIC-II B*™ BICMOS Design Significantly Reduces Power Dissipation
- *UBE*™ (Universal Bus Exchanger) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Bus Hold Inputs Eliminate the Need for External Pullup/Pulldown Resistors
- Packaged in 80-Pin Plastic Thin Quad Flat (PN) Package With  $12 \times 12\text{-mm}$  Body Using 0.5-mm Lead Pitch

SN74ABT32318 . . . PN PACKAGE  
(TOP VIEW)



Widebus+, EPIC-II B, and UBE are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

# SN54ABT32318, SN74ABT32318 18-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS

SCBS180A – JUNE 1992 – REVISED JULY 1994

---

## description

The 'ABT32318 consists of three 18-bit registered input/output (I/O) ports. These registers combine D-type latches and flip-flops to allow data flow in transparent, latch, and clock modes. Data from one input port can be exchanged to one or more of the other ports. Because of the universal storage element, multiple combinations of real-time and stored data can be exchanged among the three ports.

Data flow in each direction is controlled by the output-enable ( $\overline{OE_A}$ ,  $\overline{OE_B}$ , and  $\overline{OE_C}$ ), select-control (SELA, SELB, and SELC), latch-enable (LEA, LEB, and LEC), and clock (CLKA, CLKB, and CLKC) inputs. The A data register operates in the transparent mode when LEA is high. When LEA is low, data is latched if CLKA is held at a high or low logic level. If LEA is low, data is stored on the low-to-high transition of CLKA. Output data selection is accomplished by the select-control pins. All three ports have active-low output enables, so when the output-enable input is low, the outputs are active; when the output-enable input is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ABT32318 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ABT32318 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

# SN54ABT32318, SN74ABT32318 18-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS

SCBS180A – JUNE 1992 – REVISED JULY 1994

## Function Tables

### STORAGE†

INPUTS			OUTPUT
CLKA	LEA	A	
↑	L	L	L
↑	L	H	H
H	L	X	Q <sub>0</sub> ‡
L	L	X	Q <sub>0</sub> ‡
X	H	L	L
X	H	H	H

† A-port register shown. B and C ports are similar but use CLKB, CLKC, LEB, and LEC.

‡ Output level before the indicated steady-state input conditions were established.

### A-PORT OUTPUT

INPUTS		OUTPUT A
OE <sub>A</sub>	SEL <sub>A</sub>	
H	X	Z
L	H	Output of C register
L	L	Output of B register

### B-PORT OUTPUT

INPUTS		OUTPUT B
OE <sub>B</sub>	SEL <sub>B</sub>	
H	X	Z
L	H	Output of A register
L	L	Output of C register


### C-PORT OUTPUT

INPUTS		OUTPUT C
OE <sub>C</sub>	SEL <sub>C</sub>	
H	X	Z
L	H	Output of B register
L	L	Output of A register

# SN54ABT32318, SN74ABT32318 18-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS

SCBS180A - JUNE 1992 - REVISED JULY 1994

logic diagram (positive logic)



# SN54ABT32318, SN74ABT32318 18-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS

SCBS180A – JUNE 1992 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_{O1}$ : SN54ABT32318 .....	96 mA
SN74ABT32318 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2) .....	1.1 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT32318		SN74ABT32318		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating control pins must be held high or low.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



# SN54ABT32318, SN74ABT32318 18-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS

SCBS180A - JUNE 1992 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ABT32318			SN74ABT32318			UNIT	
		MIN	TYP†	MAX	MIN	TYP†	MAX		
$V_{IK}$	$V_{CC} = 4.5\text{ V}$ , $I_I = -18\text{ mA}$			-1.2			-1.2	V	
$V_{OH}$	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -3\text{ mA}$		2.5		2.5			V	
	$V_{CC} = 5\text{ V}$ , $I_{OH} = -3\text{ mA}$		3		3				
	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -24\text{ mA}$	2						
$V_{OL}$	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 48\text{ mA}$		0.55			0.55	V	
		$I_{OL} = 64\text{ mA}$		0.55			0.55		
$I_I$	Control inputs	$V_{CC} = 0\text{ to }5.5\text{ V}$ , $V_I = V_{CC}\text{ or GND}$		$\pm 1$			$\pm 1$	$\mu\text{A}$	
	A, B, or C ports	$V_{CC} = 2.1\text{ V to }5.5\text{ V}$ , $V_I = V_{CC}\text{ or GND}$		$\pm 20$			$\pm 20$		
$I_I(\text{hold})$	A, B, or C ports	$V_{CC} = 4.5\text{ V}$	$V_I = 0.8\text{ V}$	100		100		$\mu\text{A}$	
			$V_I = 2\text{ V}$	-100		-100			
$I_{OZPU}^\ddagger$	$V_{CC} = 0\text{ to }2.1\text{ V}$ , $\overline{OE} = X$	$V_O = 0.5\text{ V to }2.7\text{ V}$		$\pm 50$			$\pm 50$	$\mu\text{A}$	
$I_{OZPD}^\ddagger$	$V_{CC} = 2.1\text{ V to }0$ , $\overline{OE} = X$	$V_O = 0.5\text{ V to }2.7\text{ V}$		$\pm 50$			$\pm 50$	$\mu\text{A}$	
$I_{OZH}^\S$	$V_{CC} = 2.1\text{ V to }5.5\text{ V}$ , $V_O = 2.7\text{ V}$ , $\overline{OE} \geq 2\text{ V}$			10			10	$\mu\text{A}$	
$I_{OZL}^\S$	$V_{CC} = 2.1\text{ V to }5.5\text{ V}$ , $V_O = 0.5\text{ V}$ , $\overline{OE} \geq 2\text{ V}$			-10			-10	$\mu\text{A}$	
$I_{off}$	$V_{CC} = 0$ , $V_I\text{ or }V_O \leq 4.5\text{ V}$			$\pm 100$			$\pm 100$	$\mu\text{A}$	
$I_{CEX}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 5.5\text{ V}$	Outputs high		50			50	$\mu\text{A}$	
$I_O^\P$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.5\text{ V}$		-50	-100	-180	-50	-100	-180	mA
$I_{CC}$	$V_{CC} = 5.5\text{ V}$ , $I_O = 0$ , $V_I = V_{CC}\text{ or GND}$	Outputs high		2			2	mA	
		Outputs low		45			45		
		Outputs disabled		1			1		
$\Delta I_{CC}^\#$	$V_{CC} = 5.5\text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}\text{ or GND}$			0.5			0.5	mA	
$C_i$	Control inputs	$V_I = 2.5\text{ V or }0.5\text{ V}$		3			3	pF	
$C_{io}$	A, B, or C ports	$V_O = 2.5\text{ V or }0.5\text{ V}$		11.5			11.5	pF	

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ This parameter is specified by characterization.

§ The parameters  $I_{OZH}$  and  $I_{OZL}$  include the input leakage current.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.



# SN54ABT32318, SN74ABT32318 18-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS

SCBS180A – JUNE 1992 – REVISED JULY 1994

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

		SN54ABT32318		SN74ABT32318		UNIT
		MIN	MAX	MIN	MAX	
$f_{clock}$	Clock frequency	150		150		MHz
$t_w$	Pulse duration	LE high	3.3	3.3		ns
		CLK high or low	3.3	3.3		
$t_{su}$	Setup time	A, B, or C before CLK $\uparrow$	2.4	2.4		ns
		A, B, or C before LE $\downarrow$	2.1	2.1		
$t_h$	Hold time	A, B, or C after CLK $\uparrow$	2.4	1.4		ns
		A, B, or C after LE $\downarrow$	2.1	2.1		

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ABT32318		SN74ABT32318		UNIT
			MIN	MAX	MIN	MAX	
$f_{max}$			150		150		MHz
$t_{PLH}$	A, B, or C	C, B, or A	1.4	6.5	1.4	6.1	ns
$t_{PHL}$			1.1	6.8	1.1	6.6	
$t_{PLH}$	SEL	C, B, or A	1.4	6.7	1.4	6.5	ns
$t_{PHL}$			1.8	6.8	1.8	6.5	
$t_{PLH}$	LE	C, B, or A	2.6	8	2.6	7.5	ns
$t_{PHL}$			2.6	7.4	2.6	6.9	
$t_{PLH}$	CLK	C, B, or A	2.5	8	2.5	7.4	ns
$t_{PHL}$			2.5	7.2	2.5	6.7	
$t_{PZH}$	$\overline{OE}$	C, B, or A	1.4	6.9	1.4	6.8	ns
$t_{PZL}$			2.4	7.2	2.4	7.1	
$t_{PHZ}$	$\overline{OE}$	C, B, or A	1	6.4	1	6.2	ns
$t_{PLZ}$			2	6.4	2	6	


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



# SN54ABT32318, SN74ABT32318 18-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS


SCBS180A – JUNE 1992 – REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms

# SN54ABT32501, SN74ABT32501 36-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS229A - JUNE 1992 - REVISED JULY 1994

- Members of the Texas Instruments *Widebus+*™ Family
- State-of-the-Art *EPIC-II B*™ BiCMOS Design Significantly Reduces Power Dissipation
- *UBT*™ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- High-Drive Outputs (-32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in 100-Pin Plastic Thin Quad Flat Flat (PZ) Package With 14 × 14-mm Body Using 0.5-mm Lead Pitch

SN74ABT32501 . . . PZ PACKAGE  
(TOP VIEW)



Widebus+, EPIC-II B, and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

**SN54ABT32501, SN74ABT32501**  
**36-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS229A - JUNE 1992 - REVISED JULY 1994

**description**

These 36-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output-enable OEAB is active high. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses  $\overline{OEBA}$ , LEBA, and CLKBA. The output enables are complementary (OEAB is active high, and  $\overline{OEBA}$  is active low).

To ensure the high-impedance state during power up or power down,  $\overline{OEBA}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver (B to A). OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver (A to B).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ABT32501 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ABT32501 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE†**

INPUTS				OUTPUT B
OEAB	LEAB	CLKAB	A	
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↑	L	L
H	L	↑	H	H
H	L	H	X	$B_0^{\ddagger}$
H	L	L	X	$B_0^{\S}$

† A-to-B data flow is shown; B-to-A flow is similar but uses  $\overline{OEBA}$ , LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established.



§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.



SN54ABT32501, SN74ABT32501  
 36-BIT UNIVERSAL BUS TRANSCEIVERS  
 WITH 3-STATE OUTPUTS

SCBS229A - JUNE 1992 - REVISED JULY 1994

logic diagram (positive logic)



# SN54ABT32501, SN74ABT32501 36-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS229A – JUNE 1992 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT32501 .....	96 mA
SN74ABT32501 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2) .....	1.2 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

	SN54ABT32501		SN74ABT32501		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$ High-level input voltage	2		2		V
$V_{IL}$ Low-level input voltage		0.8		0.8	V
$V_I$ Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$ High-level output current		-24		-32	mA
$I_{OL}$ Low-level output current		48		64	mA
$\Delta t/\Delta v$ Input transition rise or fall rate		10		10	ns/V
					Outputs enabled
$\Delta t/\Delta V_{CC}$ Power-up ramp rate	200		200		$\mu\text{s}/\text{V}$
$T_A$ Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

# SN54ABT32501, SN74ABT32501 36-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS229A - JUNE 1992 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	SN54ABT32501			SN74ABT32501			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2			-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5			V
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3			
	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -24 mA	2					2	
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 48 mA			0.55			0.55	V
							0.55	
I <sub>I</sub>	Control inputs, V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1			±1	μA
	A or B ports, V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±20			±20	
I <sub>I</sub> (hold)	A or B ports, V <sub>CC</sub> = 4.5 V	V <sub>I</sub> = 0.8 V		100			100	μA
		V <sub>I</sub> = 2 V		-100			-100	
I <sub>OZPU</sub> ‡	V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 V to 2.7 V, OE or $\overline{OE}$ = X			±50			±50	μA
I <sub>OZPD</sub> ‡	V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 V to 2.7 V, OE or $\overline{OE}$ = X			±50			±50	μA
I <sub>OZH</sub> §	V <sub>CC</sub> = 2.1 V to 5.5 V, $\overline{OE} \geq 2$ V, V <sub>O</sub> = 2.7 V, OE ≤ 0.8 V¶			10			10	μA
I <sub>OZL</sub> §	V <sub>CC</sub> = 2.1 V to 5.5 V, $\overline{OE} \geq 2$ V, V <sub>O</sub> = 0.5 V, OE ≤ 0.8 V¶			-10			-10	μA
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100			±100	μA
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V, Outputs high			50			50	μA
I <sub>O</sub> #	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-100	-180	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		6			6	mA
		Outputs low		90			90	
		Outputs disabled		6			6	
ΔI <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			1			1	mA
C <sub>I</sub>	Control inputs, V <sub>I</sub> = 2.5 V or 0.5 V			3.5			3.5	pF
C <sub>iO</sub>	A or B ports, V <sub>O</sub> = 2.5 V or 0.5 V			11.5			11.5	pF

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ This parameter is specified by characterization.

§ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

¶ For V<sub>CC</sub> between 2.1 V and 4 V, OE should be less than or equal to 0.5 V to ensure a low state.

# Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

|| This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.





**SN54ABT32501, SN74ABT32501**  
**36-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS229A - JUNE 1992 - REVISED JULY 1994

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

		SN54ABT32501		SN74ABT32501		UNIT
		MIN	MAX	MIN	MAX	
$f_{\text{clock}}$	Clock frequency	0	150	0	150	MHz
$t_w$	Pulse duration	LE high	3.3	3.3		ns
		CLK high or low	3.3	3.3		
$t_{\text{su}}$	Setup time	A or B before CLK $\uparrow$	3.5	3.5		ns
		A or B before LE $\downarrow$	1.6	1.6		
$t_h$	Hold time	A or B after CLK $\uparrow$	0	0		ns
		A or B after LE $\downarrow$	1.6	1.6		

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)**


PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54ABT32501			SN74ABT32501			UNIT
			MIN	TYPT	MAX	MIN	TYPT	MAX	
$f_{\text{max}}$			150			150			MHz
$t_{\text{PLH}}$	A or B	B or A	1.3	2.9	4.8	1.3	2.9	4.8	ns
$t_{\text{PHL}}$			1.4	2.7	5.4	1.4	2.7	5.4	
$t_{\text{PLH}}$	LEAB or LEBA	B or A	1.6	3.4	5.3	1.6	3.4	5.3	ns
$t_{\text{PHL}}$			1.9	3.6	5.5	1.9	3.6	5.5	
$t_{\text{PLH}}$	CLKAB or CLKBA	B or A	1.5	3.2	5.3	1.5	3.2	5.3	ns
$t_{\text{PHL}}$			1.7	3.3	5.4	1.7	3.3	5.4	
$t_{\text{PZH}}$	OEAB or $\overline{\text{OEBA}}$	B or A	1.2	3.2	5.6	1.2	3.2	5.6	ns
$t_{\text{PZL}}$			1.5	3.6	6	1.5	3.6	6	
$t_{\text{PHZ}}$	OEAB or $\overline{\text{OEBA}}$	B or A	1.8	3.6	5.9	1.8	3.6	5.9	ns
$t_{\text{PLZ}}$			1.7	3.5	5.6	1.7	3.5	5.6	

† All typical values are at  $V_{\text{CC}} = 5$  V,  $T_A = 25^\circ\text{C}$ .

# SN54ABT32501, SN74ABT32501 36-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS229A - JUNE 1992 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




# SN54ABT32543, SN74ABT32543 36-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS230B – JUNE 1992 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus+™* Family
- State-of-the-Art *EPIC-II<sup>B</sup>™* BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Bus-Hold Inputs Eliminate the Need for External Pullup Resistors
- Packaged in 100-Pin Plastic Thin Quad Flat (PZ) Package With  $14 \times 14\text{-mm}$  Body Using 0.5-mm Lead Pitch

SN74ABT32543 . . . PZ PACKAGE  
(TOP VIEW)



## description

The 'ABT32543 are 36-bit registered transceivers that contain two sets of D-type latches for temporary storage of data flowing in either direction. These devices can be used as two 18-bit transceivers or one 36-bit transceiver. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.

Widebus+ and EPIC-II<sup>B</sup> are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

**SN54ABT32543, SN74ABT32543**  
**36-BIT REGISTERED BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS230B - JUNE 1992 - REVISED JULY 1994

**description (continued)**

The A-to-B enable ( $\overline{CEAB}$ ) input must be low in order to enter data from A or to output data from B. If  $\overline{CEAB}$  is low and  $\overline{LEAB}$  is low, the A-to-B latches are transparent; a subsequent low-to-high transition of  $\overline{LEAB}$  puts the A latches in the storage mode. With  $\overline{CEAB}$  and  $\overline{OEAB}$  both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$  inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ABT32543 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ABT32543 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE†**  
 (each 18-bit section)

INPUTS				OUTPUT
$\overline{CEAB}$	$\overline{LEAB}$	$\overline{OEAB}$	A	B
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	$B_0^{\ddagger}$
L	L	L	L	L
L	L	L	H	H

† A-to-B data flow is shown; B-to-A flow control is the same except that it uses  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$ .


‡ Output level before the indicated steady-state input conditions were established.




SN54ABT32543, SN74ABT32543  
**36-BIT REGISTERED BUS TRANSCEIVERS  
 WITH 3-STATE OUTPUTS**

SCBS230B - JUNE 1992 - REVISED JULY 1994

logic diagram (positive logic)



To 17 Other Channels



To 17 Other Channels

**SN54ABT32543, SN74ABT32543**  
**36-BIT REGISTERED BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS230B – JUNE 1992 – REVISED JULY 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT32543 .....	96 mA
SN74ABT32543 .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2) .....	1.2 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 75 mils.  
 For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions**

		SN54ABT32543		SN74ABT32543		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate			200	200	$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	-55	125	-40	85	$^\circ\text{C}$

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT32543, SN74ABT32543 36-BIT REGISTERED BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS230B – JUNE 1992 – REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		SN54ABT32543		SN74ABT32543		UNIT	
				MIN	TYP†	MAX	MIN		TYP†
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA				-1.2		V	
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5		2.5		V	
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3		3			
		V <sub>CC</sub> = 4.5 V		I <sub>OH</sub> = -24 mA		2			I <sub>OH</sub> = -32 mA
V <sub>OL</sub>		V <sub>CC</sub> = 4.5 V		I <sub>OL</sub> = 48 mA		0.55		V	
				I <sub>OL</sub> = 64 mA		0.55			
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND				±1		μA	
	A or B ports	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND				±20			
I <sub>I</sub> (hold)	A or B ports	V <sub>CC</sub> = 4.5 V		V <sub>I</sub> = 0.8 V		100		μA	
				V <sub>I</sub> = 2 V		-100			
I <sub>OZPU</sub> ‡		V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 V to 2.7 V, $\overline{OE} = X$				±50		μA	
I <sub>OZPD</sub> ‡		V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 V to 2.7 V, $\overline{OE} = X$				±50		μA	
I <sub>OZH</sub> §		V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, $\overline{OE} \geq 2$ V				10		μA	
I <sub>OZL</sub> §		V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, $\overline{OE} \geq 2$ V				-10		μA	
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V				±100		μA	
I <sub>CEX</sub>		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V		Outputs high		50		μA	
I <sub>O</sub> ¶		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V		-50 -100 -180		-50 -100 -180		mA	
I <sub>CC</sub>		V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND		Outputs high		3		mA	
				Outputs low		20			
				Outputs disabled		2			
ΔI <sub>CC</sub> #		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND				1		mA	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V		3.5		3.5		pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V		9.5		9.5		pF	

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ This parameter is specified by characterization.

§ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT32543		SN74ABT32543		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration, $\overline{LEAB}$ or $\overline{LEBA}$ low	3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time	Data before $\overline{LEAB}\uparrow$ or $\overline{LEBA}\uparrow$		2.1		2.1		ns
		Data before $\overline{CEAB}\uparrow$ or $\overline{CEBA}\uparrow$		1.7		1.7		
t <sub>h</sub>	Hold time	Data after $\overline{LEAB}\uparrow$ or $\overline{LEBA}\uparrow$		0.6		0.6		ns
		Data after $\overline{CEAB}\uparrow$ or $\overline{CEBA}\uparrow$		0.9		0.9		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.





**SN54ABT32543, SN74ABT32543**  
**36-BIT REGISTERED BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS230B – JUNE 1992 – REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT32543		SN74ABT32543		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A or B	B or A	1	3.5	5.2	1	6.3	1	5.9	ns
$t_{PHL}$			1	3.5	5.1	1	5.9	1	5.7	
$t_{PLH}$	$\overline{LE}$	A or B	1.9	4.6	6.3	1.9	7.9	1.9	7.5	ns
$t_{PHL}$			1.9	4.3	5.9	1.9	6.9	1.9	6.6	
$t_{PZH}$	$\overline{OE}$	A or B	1.7	4.3	6.7	1.7	8.3	1.7	8	ns
$t_{PZL}$			2.6	5.2	8	2.6	8.8	2.6	8.8	
$t_{PHZ}$	$\overline{OE}$	A or B	1.6	3.8	6.6	1.6	7.4	1.6	7.1	ns
$t_{PLZ}$			2.4	4.6	7	2.4	7.9	2.4	7.5	
$t_{PZH}$	$\overline{OE}$	A or B	1.4	3.8	6.1	1.4	7.6	1.4	7.3	ns
$t_{PZL}$			2.3	4.7	7.4	2.3	8.2	2.3	8.1	
$t_{PHZ}$	$\overline{OE}$	A or B	1.3	3.4	6.1	1.3	6.7	1.3	6.5	ns
$t_{PLZ}$			2	4.2	6.6	2	7.2	2	6.9	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES  
 INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES  
 LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



<b>General Information</b>	<b>1</b>
<b>ABT Octals</b>	<b>2</b>
<b>ABT Widebus™</b>	<b>3</b>
<b>ABTE/ETL Widebus™</b>	<b>4</b>
<b>ABT Widebus+™</b>	<b>5</b>
<b>ABT Memory Drivers</b>	<b>6</b>
<b>Futurebus+/BTL Transceivers</b>	<b>7</b>
<b>IEEE 1149.1 (JTAG) Boundary-Scan Logic</b>	<b>8</b>
<b>LVT Octals</b>	<b>9</b>
<b>LVT Widebus™</b>	<b>10</b>
<b>LVT Memory Drivers</b>	<b>11</b>
<b>GTL Widebus™</b>	<b>12</b>
<b>Application Notes and Articles</b>	<b>13</b>
<b>Characterization Information</b>	<b>14</b>
<b>Mechanical Data</b>	<b>15</b>

# Contents

	<b>Page</b>
'ABT2240	Octal Buffers and Line/MOS Drivers ..... 6-3
'ABT2241	Octal Buffers and Line/MOS Drivers ..... 6-9
'ABT2244	Octal Buffers and Line/MOS Drivers ..... 6-15
'ABT2245	Octal Transceivers and Line/MOS Drivers ..... 6-21
'ABT5400	11-Bit Line/Memory Drivers ..... 6-27
'ABT5401	11-Bit Line/Memory Drivers ..... 6-33
'ABT5402	12-Bit Line/Memory Drivers ..... 6-39
'ABT5403	12-Bit Line/Memory Drivers ..... 6-45
'ABT162244	16-Bit Buffers/Drivers ..... 6-51
'ABT162245	16-Bit Bus Transceivers ..... 6-57
'ABT162260	12-Bit to 24-Bit Multiplexed D-Type Latches ..... 6-63
'ABT162460	4-to-1 Multiplexed/Demultiplexed Registered Transceivers ..... 6-71
'ABT162500	18-Bit Universal Bus Transceivers ..... 6-81
'ABT162501	18-Bit Universal Bus Transceivers ..... 6-89
'ABT162601	18-Bit Universal Bus Transceivers ..... 6-97
'ABT162823	18-Bit Bus-Interface Flip-Flops ..... 6-105
'ABT162825	18-Bit Buffers/Drivers ..... 6-113
'ABT162827	20-Bit Buffers/Drivers ..... 6-119

# SN54ABT2240, SN74ABT2240 OCTAL BUFFERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS

SCBS232A - JANUARY 1991 - REVISED JULY 1994

- Output Ports Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art EPIC-II<sup>™</sup> BICMOS Design Significantly Reduces Power Dissipation
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

## description

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'ABT2241 and 'ABT2244, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable ( $\overline{OE}$ ) inputs, and complementary OE and  $\overline{OE}$  inputs. These devices feature high fan-out and improved fan-in.

The 'ABT2240 is organized as two 4-bit line drivers with separate  $\overline{OE}$  inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.


The outputs, which are designed to sink up to 12 mA, include 25-Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT2240 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT2240 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT2240 is characterized for operation from -40°C to 85°C.

SN54ABT2240 . . . J PACKAGE  
SN74ABT2240 . . . DB, DW, OR N PACKAGE  
(TOP VIEW)



SN54ABT2240 . . . FK PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each buffer)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	L
L	L	H
H	X	Z

EPIC-II<sup>™</sup> is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

# SN54ABT2240, SN74ABT2240 OCTAL BUFFERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS


SCBS232A - JANUARY 1991 - REVISED JULY 1994

## logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## schematic of Y outputs



## logic diagram (positive logic)



# SN54ABT2240, SN74ABT2240 OCTAL BUFFERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS

SCBS232A – JANUARY 1991 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	–0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	–0.5 V to 5.5 V
Current into any output in the low state, $I_O$ .....	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	–18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2):	DB package .....
	DW package .....
	N package .....
Storage temperature range .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BICMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT2240		SN74ABT2240		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		–24		–32	mA
$I_{OL}$	Low-level output current		12		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		5	5	ns/V
$T_A$	Operating free-air temperature	–55	125	–40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.



# SN54ABT2240, SN74ABT2240 OCTAL BUFFERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS

SCBS232A - JANUARY 1991 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT2240		SN74ABT2240		UNIT
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA		-1.2			-1.2		-1.2		V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5			2.5		2.5		V
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3			3		3		
	V <sub>CC</sub> = 4.5 V		2			2				
V <sub>OL</sub>	I <sub>OH</sub> = -24 mA		2*					2		V
	I <sub>OH</sub> = -32 mA									
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 12 mA		0.8			0.8		0.8		V
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1			±1		±1		μA
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V		50			10		50		μA
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V		-50			-10		-50		μA
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V		±100					±100		μA
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V		50			50		50		μA
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V		-50	-100	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0,		Outputs high		1	250	250		250	μA
			Outputs low		24	30	30		30	mA
			Outputs disabled		0.5	250	250		250	μA
ΔI <sub>CC</sub> §	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND		Data inputs		1.5		1.5		1.5	mA
			Outputs enabled		0.05		0.05		0.05	
			Outputs disabled		1.5		1.5		1.5	
C <sub>I</sub>	V <sub>I</sub> = 2.5 V or 0.5 V		3							pF
C <sub>O</sub>	V <sub>O</sub> = 2.5 V or 0.5 V		8.5							pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT2240		SN74ABT2240		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	Y	1	3	4	1	5	1	4.9	ns
t <sub>PHL</sub>			3	4.8	5.8	3	6.3	3	6	
t <sub>PZH</sub>	OE	Y	1.5	3.7	4.7	1.5	6.1	1.5	5.8	ns
t <sub>PZL</sub>			4.2	6.5	7.6	4.2	8.8	4.2	8.4	
t <sub>PHZ</sub>	OE	Y	1.9	3.8	5	1.9	6.2	1.9	5.6	ns
t <sub>PLZ</sub>			2.5	4.7	5.8	2.5	6.9	2.5	6.4	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT2240, SN74ABT2240 OCTAL BUFFERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS


SCBS232A - JANUARY 1991 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN54ABT2241, SN74ABT2241 OCTAL BUFFERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS

SCBS233A - JANUARY 1991 - REVISED JULY 1994

- Output Ports Have Equivalent 25- $\Omega$  Series Resistors, So No External Resistors Are Required
- State-of-the-Art *EPIC-IIB*<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

## description

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'ABT2240 and 'ABT2244, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable ( $\overline{OE}$ ) inputs, and complementary OE and  $\overline{OE}$  inputs. These devices feature high fan-out and improved fan-in.


The outputs, which are designed to sink up to 12 mA, include 25- $\Omega$  series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.


The SN74ABT2241 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT2241 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT2241 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT2241 ... J PACKAGE  
SN74ABT2241 ... DB, DW, OR N PACKAGE  
(TOP VIEW)



SN54ABT2241 ... FK PACKAGE  
(TOP VIEW)



EPIC-IIB is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

# SN54ABT2241, SN74ABT2241 OCTAL BUFFERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS


SCBS233A - JANUARY 1991 - REVISED JULY 1994

## FUNCTION TABLES

INPUTS		OUTPUT
$\overline{1OE}$	1A	1Y
L	H	H
L	L	L
H	X	Z

INPUTS		OUTPUT
2OE	2A	2Y
H	H	H
H	L	L
L	X	Z


### logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the DW, J, and N packages.

### logic diagram (positive logic)



schematic of Y outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ .....	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2):	
DB package .....	0.6 W
DW package .....	1.6 W
N package .....	1.3 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

# SN54ABT2241, SN74ABT2241 OCTAL BUFFERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS

SCBS233A - JANUARY 1991 - REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT2241		SN74ABT2241		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		12		12	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		5	5	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT2241		SN74ABT2241		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA			2.5		2.5		2.5	V	
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA			3		3		3		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA			2		2			
		I <sub>OH</sub> = -32 mA			2*					2
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 12 mA					0.8		0.8	V	
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1				±1	μA	
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			50		50		50	μA	
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-50		-50		-50	μA	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA	
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V, Outputs high			50		50		50	μA	
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V			-50	-100	-180		-50	-180	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0,	Outputs high		1	250		250	250	μA	
		Outputs low		24	30		30	30	mA	
		Outputs disabled		0.5	250		250	250	μA	
ΔI <sub>CC</sub> §	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Data inputs		Outputs enabled		1.5	1.5	1.5	mA	
				Outputs disabled		0.05	0.05	0.05		
		Control inputs				1.5	1.5	1.5		
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V			3					pF	
C <sub>O</sub>	V <sub>O</sub> = 2.5 V or 0.5 V			8.5					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54ABT2241, SN74ABT2241**  
**OCTAL BUFFERS AND LINE/MOS DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS233A - JANUARY 1991 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT2241		SN74ABT2241		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	Y	1	3	4.3	1	4.8	1	4.7	ns
t <sub>PHL</sub>			1	4.3	5.3	1	5.7	1	5.6	
t <sub>PZH</sub>	OE or $\overline{OE}$	Y	1.1	3.5	4.8	1.1	6.1	1.1	5.8	ns
t <sub>PZL</sub>			2.1	6.2	7.6	2.1	8.6	2.1	8.4	
t <sub>PHZ</sub>	OE or $\overline{OE}$	Y	1.7	4.2	5.6	1.7	6.7	1.7	6.6	ns
t <sub>PLZ</sub>			1.7	3.9	5.8	1.7	6.9	1.7	6.4	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



**SN54ABT2241, SN74ABT2241**  
**OCTAL BUFFERS AND LINE/MOS DRIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS233A - JANUARY 1991 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

# SN54ABT2244, SN74ABT2244 OCTAL BUFFERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS

SCBS106B – JANUARY 1991 – REVISED JULY 1994

- Output Ports Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art EPIC-II<sup>™</sup> BICMOS Design Significantly Reduces Power Dissipation
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

## description

These octal buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. Taken together with the 'ABT2240 and 'ABT2241, these devices provide the choice of selected combinations of inverting and noninverting outputs, symmetrical active-low output-enable ( $\overline{OE}$ ) inputs, and complementary OE and  $\overline{OE}$  inputs. These devices feature high fan-out and improved fan-in.


The outputs, which are designed to sink up to 12 mA, include 25-Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT2244 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT2244 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT2244 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT2244 ... J PACKAGE  
SN74ABT2244 ... DB, DW, N, OR PW PACKAGE  
(TOP VIEW)



SN54ABT2244 ... FK PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each buffer)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

EPIC-II<sup>™</sup> is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

# SN54ABT2244, SN74ABT2244 OCTAL BUFFERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS


SCBS106B - JANUARY 1991 - REVISED JULY 1994

## logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## schematic of Y outputs



# SN54ABT2244, SN74ABT2244 OCTAL BUFFERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS

SCBS106B – JANUARY 1991 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	–0.5 V to 7 V	
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	–0.5 V to 7 V	
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	–0.5 V to 5.5 V	
Current into any output in the low state, $I_O$ .....	30 mA	
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	–18 mA	
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	–50 mA	
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2):	DB package .....	0.6 W
	DW package .....	1.6 W
	N package .....	1.3 W
	PW package .....	0.7 W
Storage temperature range .....	–65°C to 150°C	

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT2244		SN74ABT2244		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		–24		–32	mA
$I_{OL}$	Low-level output current		12		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			5	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	–55	125	–40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

**SN54ABT2244, SN74ABT2244**  
**OCTAL BUFFERS AND LINE/MOS DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS106B - JANUARY 1991 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT2244		SN74ABT2244		UNIT
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		V
	V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA	3			3		3		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				
		I <sub>OH</sub> = -32 mA	2*					2		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 12 mA			0.8		0.8		0.8	V
I <sub>I</sub>	V <sub>CC</sub> = 0 to 5.5 V,	V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μA
I <sub>OZPU</sub>	V <sub>CC</sub> = 0 to 2.1 V,	V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$			±50		±50		±50	μA
I <sub>OZPD</sub>	V <sub>CC</sub> = 2.1 V to 0,	V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$			±50		±50		±50	μA
I <sub>OZH</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V,	V <sub>O</sub> = 2.7 V, $\overline{OE} \geq 2 V$			10		10		10	μA
I <sub>OZL</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V,	V <sub>O</sub> = 0.5 V, $\overline{OE} \geq 2 V$			-10		-10		-10	μA
I <sub>off</sub>	V <sub>CC</sub> = 0,	V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μA
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high	1	250		250		250		μA
		Outputs low	24	30		30		30		mA
		Outputs disabled	0.5	250		250		250		μA
ΔI <sub>CC</sub> §	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Data inputs	Outputs enabled		1.5		1.5		1.5	mA
			Outputs disabled		0.05		0.05		0.05	
		Control inputs			1.5		1.5		1.5	
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V			3						pF
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V			8.5						pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.


§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT2244		SN74ABT2244		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	Y	1	3.4	4.3	1	5.3	1	4.7	ns
t <sub>PHL</sub>			1	4.5	5.3	1	6.8	1	5.6	
t <sub>PZH</sub>	$\overline{OE}$	Y	1.1	3.8	4.8	1.1	6.5	1.1	5.5	ns
t <sub>PZL</sub>			2.1	6.3	7.3	2.1	10.2	2.1	8.3	
t <sub>PHZ</sub>	$\overline{OE}$	Y	2.1	4.5	5.6	2.1	7	2.1	6.6	ns
t <sub>PLZ</sub>			1.7	4.3	5.3	1.7	7.4	1.7	5.8	




PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES  
 INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES  
 LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN54ABT2245, SN74ABT2245 OCTAL TRANSCEIVERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS

SCBS234B – SEPTEMBER 1992 – REVISED AUGUST 1994

- B-Port Outputs Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art EPIC-II<sup>B</sup>™ BICMOS Design Significantly Reduces Power Dissipation
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (N) and Ceramic (J) DIPs

## description

These octal transceivers and line drivers are designed for asynchronous communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so the buses are effectively isolated.

The A-port outputs, which are designed to sink up to 12 mA, include 25-Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT2245 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT2245 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT2245 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE

INPUTS		OPERATION
$\overline{OE}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

SN54ABT2245 . . . J PACKAGE  
SN74ABT2245 . . . DB, DW, OR N PACKAGE  
(TOP VIEW)



SN54ABT2245 . . . FK PACKAGE  
(TOP VIEW)



EPIC-II<sup>B</sup> is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated




# SN54ABT2245, SN74ABT2245 OCTAL TRANSCEIVERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS

SCBS234B - SEPTEMBER 1992 - REVISED AUGUST 1994

## logic symbol†




## logic diagram (positive logic)




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## schematic of A-port outputs



## schematic of B-port outputs



All resistor values shown are nominal.

# SN54ABT2245, SN74ABT2245 OCTAL TRANSCEIVERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS

SCBS234B – SEPTEMBER 1992 – REVISED AUGUST 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	–0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	–0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT2245 (except B port) .....	96 mA
SN74ABT2245 (except B port) .....	128 mA
B port .....	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	–18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.6 W
DW package .....	1.6 W
N package .....	1.3 W
Storage temperature range .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT2245		SN74ABT2245		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		–24		–32	mA
$I_{OL}$	Low-level output current	A port		64		mA
		B port		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		5		ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		μs/V
$T_A$	Operating free-air temperature	–55	125	–40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

# SN54ABT2245, SN74ABT2245 OCTAL TRANSCEIVERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS

SCBS234B - SEPTEMBER 1992 - REVISED AUGUST 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT2245		SN74ABT2245		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
V <sub>OH</sub>	B port	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -1 mA	3.35			3.3		3.35	V	
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -1 mA	3.85			3.8		3.85		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -3 mA				3		3.1		
		I <sub>OH</sub> = -12 mA	2.6					2.6		
	A port	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3		3		
V <sub>CC</sub> = 4.5 V		I <sub>OH</sub> = -24 mA	2			2				
	I <sub>OH</sub> = -32 mA	2*					2			
V <sub>OL</sub>	B port	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 8 mA		0.65		0.8		0.65	
			I <sub>OL</sub> = 12 mA		0.8				0.8	
	A port		I <sub>OL</sub> = 48 mA		0.55		0.55			
			I <sub>OL</sub> = 64 mA		0.55*				0.55	
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1		±1		±1	μA	
	A or B ports	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±20		±20		±20		
I <sub>OZH</sub> ‡	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, $\overline{OE} \geq 2$ V			10		10		10	μA	
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, $\overline{OE} \geq 2$ V			-10		-10		-10	μA	
I <sub>OZPU</sub> §	V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 V to 2.7 V, $\overline{OE} = X$			±50		±50		±50	μA	
I <sub>OZPD</sub> §	V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 V to 2.7 V, $\overline{OE} = X$			±50		±50		±50	μA	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA	
I <sub>CEX</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V		50		50		50	μA	
I <sub>O</sub> ¶	B port	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V		-25	-100	-25	-100	-25	-100	mA
	A port			-50	-100	-180	-50	-180	-50	
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high	1	250		250		250	μA
			Outputs low	24	32		32		32	mA
			Outputs disabled	0.5	250		250		250	μA
ΔI <sub>CC</sub> #	Data inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Outputs enabled		1.5		1.5		1.5	mA
			Outputs disabled		0.05		0.05		0.05	
	Control inputs		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND		1.5		1.5		1.5	
C <sub>I</sub>		V <sub>I</sub> = 2.5 V or 0.5 V		3					pF	
C <sub>IO</sub>		V <sub>O</sub> = 2.5 V or 0.5 V		6					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ This parameter is characterized but not tested.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT2245, SN74ABT2245 OCTAL TRANSCEIVERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS

SCBS234B - SEPTEMBER 1992 - REVISED AUGUST 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT2245		SN74ABT2245		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	A	B	1	2.5	3.4	1	4	1	3.8	ns
tPHL			1	3.2	4.2	1	4.6	1	4.5	
tPLH	B	A	1	2.2	3.2	1	3.8	1	3.6	ns
tPHL			1	2.7	3.6	1	4.2	1	4	
tPZH	$\overline{OE}$	A	1	3.3	4.6	1	5.6	1	5.5	ns
tPZL			1	3.2	4.7	1	6	1	5.7	
tPHZ	$\overline{OE}$	A	2	4	5.1	2	5.7	2	5.6	ns
tPLZ			1	2.9	4	1	4.6	1	4.5	
tPZH	$\overline{OE}$	B	1.5	3.6	4.9	1.5	6.3	1.5	6.1	ns
tPZL			1.5	3.9	5.3	1.5	6.6	1.5	6.3	
tPHZ	$\overline{OE}$	B	1.5	3.6	4.7	1.5	5.5	1.5	5.3	ns
tPLZ			1.5	3.3	4.4	1.5	4.9	1.5	4.8	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54ABT2245, SN74ABT2245 OCTAL TRANSCEIVERS AND LINE/MOS DRIVERS WITH 3-STATE OUTPUTS


SCBS234B - SEPTEMBER 1992 - REVISED AUGUST 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

# SN54ABT5400, SN74ABT5400 11-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

SCBS094B - DECEMBER 1991 - JULY 1994

- Output Ports Have 25-Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art EPIC-II B™ BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Typical  $V_{OLV}$  (Output Undershoot) < 0.5 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK) and DIPs (JT)

## description

These 11-bit buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.


The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( $\overline{OE1}$  or  $\overline{OE2}$ ) input is high, all 11 outputs are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include 25-Ω series resistors to reduce overshoot and undershoot.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT5400 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT5400 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT5400 ... JT PACKAGE  
SN74ABT5400 ... DW PACKAGE  
(TOP VIEW)



SN54ABT5400 ... FK PACKAGE  
(TOP VIEW)



FUNCTION TABLE

INPUTS			OUTPUT
$\overline{OE1}$	$\overline{OE2}$	D	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

EPIC-II B is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA Information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


# SN54ABT5400, SN74ABT5400 11-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

SCBS094B - DECEMBER 1991 - JULY 1994

## logic symbol†



## logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the DW and JT packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DW package	1.2 W
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

# SN54ABT5400, SN74ABT5400 11-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

SCBS094B - DECEMBER 1991 - JULY 1994

## recommended operating conditions (see Note 2)

		SN54ABT5400		SN74ABT5400		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-12		-12	mA
I <sub>OL</sub>	Low-level output current		12		12	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT5400		SN74ABT5400		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -1 mA	3.35	3.7		3.3		3.35		V	
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -1 mA	3.85	4.2		3.8		3.85			
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -3 mA				3		3.1		
		I <sub>OH</sub> = -12 mA	2.6					2.6		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 8 mA				0.8		0.65	V	
		I <sub>OL</sub> = 12 mA						0.8		
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μA	
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			50		50		50	μA	
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-50		-50		-50	μA	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA	
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V, Outputs high			50		50		50	μA	
I <sub>O</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-25	-45	-100	-25	-100	-25	-100	mA	
I <sub>OS‡</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0	-50		-200	-50	-200	-50	-200	mA	
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high	5	50	50	50	50	50	μA	
		Outputs low	36	45	45	45	45	45	mA	
		Outputs disabled	1	50	50	50	50	50	μA	
ΔI <sub>CC</sub> §	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Data inputs		1.5	1.5	1.5			mA	
		Control inputs		0.05	0.05	0.05	0.05			
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V		3						pF	
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V		8						pF	

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



**SN54ABT5400, SN74ABT5400**  
**11-BIT LINE/MEMORY DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS094B – DECEMBER 1991 – JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT5400		SN74ABT5400		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	D	Y	2	4.5	5.7	2	6.7	2	6.5	ns
$t_{PHL}$			1.5	3.7	4.5	1.5	5.5	1.5	5.2	
$t_{PZH}$	$\overline{OE}$	Y	2.5	5.7	6.6	2.5	6.6	2.5	8.5	ns
$t_{PZL}$			2	4.4	5.5	1.5	6.9	2	6.8	
$t_{PHZ}$	$\overline{OE}$	Y	1.5	3.6	4.4	1.5	5.5	1.5	5.2	ns
$t_{PLZ}$			1.5	4.2	5.4	1.5	7.4	1.5	6.9	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES  
 INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES  
 LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN54ABT5401, SN74ABT5401 11-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

SCBS235A - JUNE 1992 - REVISED JULY 1994

- Output Ports Have 25- $\Omega$  Series Resistors, So No External Resistors Are Required
- State-of-the-Art EPIC-II<sup>B</sup>™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Typical  $V_{OLV}$  (Output Undershoot) < 0.5 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK) and DIPs (JT)

## description

These 11-bit buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.


The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( $\overline{OE1}$  or  $\overline{OE2}$ ) input is high, all 11 outputs are in the high-impedance state. These devices provide inverted data.

The outputs, which are designed to source or sink up to 12 mA, include 25- $\Omega$  series resistors to reduce overshoot and undershoot.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT5401 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT5401 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT5401 ... JT PACKAGE  
SN74ABT5401 ... DW PACKAGE  
(TOP VIEW)



SN54ABT5401 ... FK PACKAGE  
(TOP VIEW)



FUNCTION TABLE

INPUTS			OUTPUT
$\overline{OE1}$	$\overline{OE2}$	D	Y
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z

EPIC-II<sup>B</sup> is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


# SN54ABT5401, SN74ABT5401 11-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

SCBS235A - JUNE 1992 - REVISED JULY 1994

## logic symbol†



## logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the DW and JT packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DW package	1.2 W
Storage temperature range	$-65^\circ\text{C}$ to $150^\circ\text{C}$

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

# SN54ABT5401, SN74ABT5401 11-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

SCBS235A - JUNE 1992 - REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT5401		SN74ABT5401		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-12		-12	mA
$I_{OL}$	Low-level output current		12		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			SN54ABT5401		SN74ABT5401		UNIT
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
$V_{IK}$	$V_{CC} = 4.5\text{ V}$ , $I_I = -18\text{ mA}$			-1.2	-1.2		-1.2	V	
$V_{OH}$	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -1\text{ mA}$	3.35	3.7		3.3	3.35		V	
	$V_{CC} = 5\text{ V}$ , $I_{OH} = -1\text{ mA}$	3.85	4.2		3.8	3.85			
	$V_{CC} = 4.5\text{ V}$				3	3.1			
$V_{OL}$	$V_{CC} = 4.5\text{ V}$				0.8	0.65		V	
						0.8			
$I_I$	$V_{CC} = 5.5\text{ V}$ , $V_I = V_{CC}$ or GND			±1	±1		±1	µA	
$I_{OZH}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.7\text{ V}$			50	50		50	µA	
$I_{OZL}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 0.5\text{ V}$			-50	-50		-50	µA	
$I_{off}$	$V_{CC} = 0$ , $V_I$ or $V_O \leq 4.5\text{ V}$			±100			±100	µA	
$I_{CEX}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 5.5\text{ V}$   Outputs high			50	50		50	µA	
$I_O$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.5\text{ V}$	-25	-45	-100	-25	-100	-25	-100	mA
$I_{OS}^\ddagger$	$V_{CC} = 5.5\text{ V}$ , $V_O = 0$	-50		-200	-50	-200	-50	-200	mA
$I_{CC}$	$V_{CC} = 5.5\text{ V}$ , $I_O = 0$ , $V_I = V_{CC}$ or GND	Outputs high		5	50	50	50	µA	
		Outputs low		36	45	45	45	mA	
		Outputs disabled		1	50	50	50	µA	
$\Delta I_{CC}^\S$	$V_{CC} = 5.5\text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}$ or GND	Data inputs	Outputs enabled	1.5	1.5	1.5	mA		
			Outputs disabled	0.05	0.05	0.05			
		Control inputs	1.5	1.5	1.5				
$C_i$	$V_I = 2.5\text{ V}$ or $0.5\text{ V}$		3					pF	
$C_o$	$V_O = 2.5\text{ V}$ or $0.5\text{ V}$		8					pF	

† All typical values are at  $V_{CC} = 5\text{ V}$ .

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


**SN54ABT5401, SN74ABT5401**  
**11-BIT LINE/MEMORY DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS235A - JUNE 1992 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT5401		SN74ABT5401		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	D	Y	2	4.5	6.1	2	7	2	6.9	ns
$t_{PHL}$			1.5	4.4	5.2	1.5	5.9	1.5	5.7	
$t_{PZH}$	$\overline{OE}$	Y	2.5	5.7	6.6	2.5	8.6	2.5	8.5	ns
$t_{PZL}$			2	4.4	5.5	2	6.9	2	6.8	
$t_{PHZ}$	$\overline{OE}$	Y	1.5	3.6	4.4	1.5	5.5	1.5	5.2	ns
$t_{PLZ}$			1.5	4.2	5.4	1.5	7.4	1.5	6.9	

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES  
 INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES  
 LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





# SN54ABT5402, SN74ABT5402 12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

SCBS100B - JANUARY 1992 - REVISED JULY 1994

- Output Ports Have 25-Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art EPIC-II B™ BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Typical  $V_{OLV}$  (Output Undershoot) < 0.5 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK) and DIPs (JT)

## description

These 12-bit buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.


The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( $\overline{OE1}$  or  $\overline{OE2}$ ) input is high, all 12 outputs are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include 25-Ω series resistors to reduce overshoot and undershoot.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT5402 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT5402 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT5402 . . . JT PACKAGE  
SN74ABT5402 . . . DW PACKAGE  
(TOP VIEW)



SN54ABT5402 . . . FK PACKAGE  
(TOP VIEW)



FUNCTION TABLE

INPUTS			OUTPUT
$\overline{OE1}$	$\overline{OE2}$	D	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

EPIC-II B is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


# SN54ABT5402, SN74ABT5402 12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

SCBS100B - JANUARY 1992 - REVISED JULY 1994

## logic symbol†



## logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the DW and JT packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ .....	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DW package .....	1.2 W
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

# SN54ABT5402, SN74ABT5402 12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

SCBS100B - JANUARY 1992 - REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT5402		SN74ABT5402		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-12		-12	mA
$I_{OL}$	Low-level output current		12		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			SN54ABT5402		SN74ABT5402		UNIT	
		MIN	TYPT	MAX	MIN	MAX	MIN	MAX		
$V_{IK}$	$V_{CC} = 4.5\text{ V}$ , $I_I = -18\text{ mA}$			-1.2		-1.2		-1.2	V	
$V_{OH}$	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -1\text{ mA}$	3.35	3.7		3.3		3.35		V	
	$V_{CC} = 5\text{ V}$ , $I_{OH} = -1\text{ mA}$	3.85	4.2		3.8		3.85			
	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -3\text{ mA}$				3		3.1		
		$I_{OH} = -12\text{ mA}$	2.6					2.6		
$V_{OL}$	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 8\text{ mA}$				0.8		0.65	V	
		$I_{OL} = 12\text{ mA}$						0.8		
$I_I$	$V_{CC} = 5.5\text{ V}$ , $V_I = V_{CC}$ or GND			$\pm 1$		$\pm 1$		$\pm 1$	$\mu\text{A}$	
$I_{OZH}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.7\text{ V}$			50		50		50	$\mu\text{A}$	
$I_{OZL}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 0.5\text{ V}$			-50		-50		-50	$\mu\text{A}$	
$I_{off}$	$V_{CC} = 0$ , $V_I$ or $V_O \leq 4.5\text{ V}$			$\pm 100$				$\pm 100$	$\mu\text{A}$	
$I_{CEX}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 5.5\text{ V}$   Outputs high			50		50		50	$\mu\text{A}$	
$I_O$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.5\text{ V}$	-25	-45	-100	-25	-100	-25	-100	mA	
$I_{OS}^\ddagger$	$V_{CC} = 5.5\text{ V}$ , $V_O = 0$	-50		-200	-50	-200	-50	-200	mA	
$I_{CC}$	$V_{CC} = 5.5\text{ V}$ , $I_O = 0$ , $V_I = V_{CC}$ or GND	Outputs high		5	50	50	50	50	$\mu\text{A}$	
		Outputs low		36	45	45	45	45	mA	
		Outputs disabled		1	50	50	50	50	$\mu\text{A}$	
$\Delta I_{CC}^\S$	$V_{CC} = 5.5\text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}$ or GND	Data inputs	Outputs enabled		1.5	1.5	1.5		mA	
			Outputs disabled		0.05	0.05	0.05			
		Control inputs			1.5	1.5	1.5			
$C_i$	$V_I = 2.5\text{ V}$ or $0.5\text{ V}$		3						pF	
$C_o$	$V_O = 2.5\text{ V}$ or $0.5\text{ V}$		8						pF	

<sup>†</sup> All typical values are at  $V_{CC} = 5\text{ V}$ .

<sup>‡</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT5402, SN74ABT5402**  
**12-BIT LINE/MEMORY DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS100B - JANUARY 1992 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT5402		SN74ABT5402		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	D	Y	2	4.5	5.7	2	6.7	2	6.5	ns
$t_{PHL}$			1.5	3.7	4.5	1.5	5.5	1.5	5.2	
$t_{PZH}$	$\overline{OE}$	Y	2.5	5.7	6.6	2.5	6.6	2.5	8.5	ns
$t_{PZL}$			2	4.4	5.5	2	6.9	2	6.8	
$t_{PHZ}$	$\overline{OE}$	Y	1.5	3.6	4.4	1.5	5.5	1.5	5.2	ns
$t_{PLZ}$			1.5	4.2	5.4	1.5	7.4	1.5	6.9	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN54ABT5403, SN74ABT5403 12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

SCBS236A - JUNE 1992 - REVISED JULY 1994

- Output Ports Have 25-Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art EPIC-IIB™ BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Typical  $V_{OLV}$  (Output Undershoot) < 0.5 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK) and DIPs (JT)

## description

These 12-bit buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.


The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( $\overline{OE1}$  or  $\overline{OE2}$ ) input is high, all 12 outputs are in the high-impedance state. These devices provide inverted data.

The outputs, which are designed to source or sink up to 12 mA, include 25-Ω series resistors to reduce overshoot and undershoot.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT5403 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT5403 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT5403 ... JT PACKAGE  
SN74ABT5403 ... DW PACKAGE  
(TOP VIEW)



SN54ABT5403 ... FK PACKAGE  
(TOP VIEW)



FUNCTION TABLE

INPUTS			OUTPUT
$\overline{OE1}$	$\overline{OE2}$	D	Y
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z

EPIC-IIB is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated




**SN54ABT5403, SN74ABT5403**  
**12-BIT LINE/MEMORY DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS236A – JUNE 1992 – REVISED JULY 1994

**logic symbol†**



**logic diagram (positive logic)**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW and JT packages.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ .....	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DW package .....	1.2 W
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

# SN54ABT5403, SN74ABT5403 12-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

SCBS236A - JUNE 1992 - REVISED JULY 1994

## recommended operating conditions (see Note 3)

		SN54ABT5403		SN74ABT5403		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-12		-12	mA
$I_{OL}$	Low-level output current		12		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			SN54ABT5403		SN74ABT5403		UNIT
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
$V_{IK}$	$V_{CC} = 4.5\text{ V}$ , $I_I = -18\text{ mA}$			-1.2		-1.2		-1.2	V
$V_{OH}$	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -1\text{ mA}$	3.35	3.7		3.3		3.35		V
	$V_{CC} = 5\text{ V}$ , $I_{OH} = -1\text{ mA}$	3.85	4.2		3.8		3.85		
	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -3\text{ mA}$			3		3.1		
		$I_{OH} = -12\text{ mA}$		2.6			2.6		
$V_{OL}$	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 8\text{ mA}$				0.8		0.65	V
		$I_{OL} = 12\text{ mA}$						0.8	
$I_I$	$V_{CC} = 5.5\text{ V}$ , $V_I = V_{CC}$ or GND			$\pm 1$		$\pm 1$		$\pm 1$	$\mu\text{A}$
$I_{OZH}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.7\text{ V}$			50		50		50	$\mu\text{A}$
$I_{OZL}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 0.5\text{ V}$			-50		-50		-50	$\mu\text{A}$
$I_{off}$	$V_{CC} = 0$ , $V_I$ or $V_O \leq 4.5\text{ V}$			$\pm 100$				$\pm 100$	$\mu\text{A}$
$I_{CEX}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 5.5\text{ V}$   Outputs high			50		50		50	$\mu\text{A}$
$I_O$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.5\text{ V}$	-25	-45	-100	-25	-100	-25	-100	mA
$I_{OS}^\ddagger$	$V_{CC} = 5.5\text{ V}$ , $V_O = 0$	-50		-200	-50	-200	-50	-200	mA
$I_{CC}$	$V_{CC} = 5.5\text{ V}$ , $I_O = 0$ , $V_I = V_{CC}$ or GND	Outputs high		5	50	50	50	$\mu\text{A}$	
		Outputs low		36	45	45	45	mA	
		Outputs disabled		1	50	50	50	$\mu\text{A}$	
$\Delta I_{CC}^\S$	$V_{CC} = 5.5\text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}$ or GND	Data inputs	Outputs enabled	1.5		1.5		1.5	mA
			Outputs disabled	0.05		0.05		0.05	
		Control inputs		1.5		1.5		1.5	
$C_i$	$V_I = 2.5\text{ V}$ or $0.5\text{ V}$			3				pF	
$C_o$	$V_O = 2.5\text{ V}$ or $0.5\text{ V}$			8				pF	

† All typical values are at  $V_{CC} = 5\text{ V}$ .

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT5403, SN74ABT5403**  
**12-BIT LINE/MEMORY DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS236A - JUNE 1992 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT5403		SN74ABT5403		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	D	Y	2	4.5	6.1	2	7	2	6.9	ns
$t_{PHL}$			1.5	4.4	5.2	1.5	5.9	1.5	5.7	
$t_{PZH}$	$\overline{OE}$	Y	2.5	5.7	6.6	2.5	8.6	2.5	8.5	ns
$t_{PZL}$			2	4.4	5.5	2	6.9	2	6.8	
$t_{PHZ}$	$\overline{OE}$	Y	1.5	3.6	4.4	1.5	5.5	1.5	5.2	ns
$t_{PLZ}$			1.5	4.2	5.4	1.5	7.4	1.5	6.9	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




# SN54ABT162244, SN74ABT162244 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS238B – JUNE 1992 – REVISED JULY 1994

- Output Ports Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- Members of the Texas Instruments *Widebus*™ Family
- State-of-the-Art *EPIC-II B*™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54ABT162244 . . . WD PACKAGE  
SN74ABT162244 . . . DGG OR DL PACKAGE  
(TOP VIEW)



## description

The ABT162244 are 16-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide noninverting outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

The outputs, which are designed to source or sink up to 12 mA, include 25-Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT162244 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT162244 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT162244 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

FUNCTION TABLE  
(each 4-bit buffer)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


# SN54ABT162244, SN74ABT162244

## 16-BIT BUFFERS/DRIVERS


### WITH 3-STATE OUTPUTS

SCBS238B - JUNE 1992 - REVISED JULY 1994

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**SN54ABT162244, SN74ABT162244**  
**16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS238B – JUNE 1992 – REVISED JULY 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	–0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	–0.5 V to 5.5 V
Current into any output in the low state, $I_O$ .....	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	–18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 3)**

		SN54ABT162244		SN74ABT162244		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		–12		–12	mA
$I_{OL}$	Low-level output current		12		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	–55	125	–40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.



**SN54ABT162244, SN74ABT162244**  
**16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS238B - JUNE 1992 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT162244		SN74ABT162244		UNIT
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA		-1.2			-1.2		-1.2		V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -1 mA		3.35			3.35		3.35		V
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -1 mA		3.85			3.85		3.85		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -3 mA	3.1			3.1		3.1		
I <sub>OH</sub> = -12 mA		2.6*					2.6			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V		0.4 0.8			0.8		0.65		V
	I <sub>OL</sub> = 12 mA							0.8		
I <sub>I</sub>	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1			±1		±1		μA
I <sub>OZPU</sub>	V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$		±50			±50		±50		μA
I <sub>OZPD</sub>	V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 to 2.7 V, $\overline{OE} = X$		±50			±50		±50		μA
I <sub>OZH</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, $\overline{OE} \geq 2 V$		10			10		10		μA
I <sub>OZL</sub>	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, $\overline{OE} \geq 2 V$		-10			-10		-10		μA
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V		±100					±100		μA
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V		Outputs high			50		50		μA
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V		-25 -55 -100			-25 -100		-25 -100		mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND		Outputs high		2			2		mA
			Outputs low		30			30		
			Outputs disabled		2			2		
ΔI <sub>CC</sub> §	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND		Data inputs		50			50		μA
			Outputs enabled		50			50		
			Outputs disabled		50			50		
		Control inputs		50			50		50	
C <sub>I</sub>	V <sub>I</sub> = 2.5 V or 0.5 V		3							pF
C <sub>O</sub>	V <sub>O</sub> = 2.5 V or 0.5 V		8							pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



**SN54ABT162244, SN74ABT162244**  
**16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS238B - JUNE 1992 - REVISED JULY 1994


switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT162244		SN74ABT162244		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	Y	1	2.5	3.2	1	4.1	1	3.9	ns
t <sub>PHL</sub>			1	3.1	4	1	5.3	1	4.8	
t <sub>PZH</sub>	$\overline{OE}$	Y	1	3.2	4.2	1	5.6	1	5.4	ns
t <sub>PZL</sub>			1	3.2	4.1	1	5.5	1	5.1	
t <sub>PHZ</sub>	$\overline{OE}$	Y	1	3.2	4	1	6.3	1	4.6	ns
t <sub>PLZ</sub>			1	3.1	3.9	1	4.9	1	4.5	

**SN54ABT162244, SN74ABT162244**  
**16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS238B - JUNE 1992 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	7 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	Open


**LOAD CIRCUIT FOR OUTPUTS**




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

# SN54ABT162245, SN74ABT162245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS239B – MARCH 1993 – REVISED JULY 1994

- A-Port Outputs Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II B™* BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description

The 'ABT162245 are 16-bit (dual-octal) noninverting 3-state transceivers designed for synchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses are effectively isolated.


The A-port outputs, which are designed to source or sink up to 12 mA, include 25-Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT162245 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT162245 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT162245 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT162245 . . . WD PACKAGE  
SN74ABT162245 . . . DGG OR DL PACKAGE  
(TOP VIEW)



Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


# SN54ABT162245, SN74ABT162245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS239B - MARCH 1993 - REVISED JULY 1994


FUNCTION TABLE  
(each 8-bit section)

INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN54ABT162245, SN74ABT162245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS239B - MARCH 1993 - REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT162245 (B port) .....	96 mA
SN74ABT162245 (B port) .....	128 mA
SN54/74ABT162245 (A port) .....	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT162245		SN74ABT162245		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current	B port		-24		mA
		A port		-12		
$I_{OL}$	Low-level output current	B port		48		mA
		A port		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT162245, SN74ABT162245**  
**16-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS239B – MARCH 1993 – REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT162245		SN74ABT162245		UNIT
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -1 mA	3.8			2.5	2.5		V	
		V <sub>CC</sub> = 4.5 V	3.3			3	3		
	I <sub>OH</sub> = -1 mA			3.1	3.1				
	I <sub>OH</sub> = -3 mA			2.6*	2.6				
	A port	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3	3		
			V <sub>CC</sub> = 4.5 V	2.5			2.5		2.5
I <sub>OH</sub> = -3 mA					2				
I <sub>OH</sub> = -24 mA			2*	2					
B port	I <sub>OH</sub> = -32 mA								
	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 12 mA			0.8	0.8			
		I <sub>OL</sub> = 48 mA			0.45	0.45			
I <sub>OL</sub> = 64 mA			0.55*	0.55					
V <sub>OL</sub>	A port								
	B port								
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1	±1			
	A or B ports				±20	±20			
I <sub>OZH</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V				10	10			
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V				-10	-10			
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V				±100	±100			
I <sub>CEX</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V				50	50		
I <sub>O</sub> §	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		2	2			
			Outputs low		32	32			
			Outputs disabled		2	2			
ΔI <sub>CC</sub> ¶	Data inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Outputs enabled		1	2			
			Outputs disabled		0.05	0.05			
	Control inputs	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND				1.5	1.5		
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V				3				
C <sub>io</sub>	V <sub>O</sub> = 2.5 V or 0.5 V				6				

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

SN54ABT162245, SN74ABT162245  
 16-BIT BUS TRANSCEIVERS  
 WITH 3-STATE OUTPUTS

SCBS239B - MARCH 1993 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT162245		SN74ABT162245		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	A	B	1	2.2	3.4	1	4.1	1	3.9	ns
$t_{PHL}$			1	2.3	3.7	1	4.4	1	4.2	
$t_{PLH}$	B	A	1	2.7	4.1	1	4.9	1	4.6	ns
$t_{PHL}$			1.5	3.1	4.6	1.5	5.2	1.5	5.1	
$t_{PZH}$	$\overline{OE}$	B	1	3.6	5.2	1	6.4	1	6.3	ns
$t_{PZL}$			1	3.7	5.4	1	6.5	1	6.4	
$t_{PHZ}$	$\overline{OE}$	B	2	4.4	5.8	2	6.4	2	6.3	ns
$t_{PLZ}$			1.5	3.3	4.7	1.5	5.6	1.5	5.2	
$t_{PZH}$	$\overline{OE}$	A	1.5	4.1	6	1.5	7.2	1.5	7.1	ns
$t_{PZL}$			1.5	4.3	6.1	1.5	7.3	1.5	7	
$t_{PHZ}$	$\overline{OE}$	A	2	4.5	6.1	2	6.8	2	6.6	ns
$t_{PLZ}$			1.5	3.7	5.1	1.5	6.1	1.5	5.7	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



**SN54ABT162245, SN74ABT162245**  
**16-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS239B - MARCH 1993 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**




# SN54ABT162260, SN74ABT162260 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTPUTS

SCBS240A - JUNE 1992 - REVISED JULY 1994

- **B-Port Outputs Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required**
- **Members of the Texas Instruments *Widebus™* Family**
- **State-of-the-Art *EPIC-IIB™* BICMOS Design Significantly Reduces Power Dissipation**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17**
- **Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5 V$ ,  $T_A = 25^\circ C$**
- **Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Bus-Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings**

SN54ABT162260 . . . WD PACKAGE  
SN74ABT162260 . . . DL PACKAGE  
(TOP VIEW)



## description

The 'ABT162260 are 12-bit to 24-bit multiplexed D-type latches used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and/or demultiplexing of address and data information in microprocessor or bus-interface applications. These devices are also useful in memory-interleaving applications.

Three 12-bit I/O ports (A1–A12, 1B1–1B12, and 2B1–2B12) are available for address and/or data transfer. The output-enable ( $\overline{OE1B}$ ,  $\overline{OE2B}$ , and  $\overline{OEA}$ ) inputs control the bus transceiver functions. The  $\overline{OE1B}$  and  $\overline{OE2B}$  control signals also allow bank control in the A to B direction.

Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched until the latch-enable input is returned high.

The B-port outputs, which are designed to sink up to 12 mA, include 25-Ω series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

**SN54ABT162260, SN74ABT162260**  
**12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES**  
**WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTPUTS**

SCBS240A - JUNE 1992 - REVISED JULY 1994

**description (continued)**

The SN74ABT162260 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT162260 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ABT162260 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**Function Tables**

**B TO A ( $\overline{\text{OEB}} = \text{H}$ )**


INPUTS						OUTPUT A
1B	2B	SEL	LE1B	LE2B	$\overline{\text{OEA}}$	
H	X	H	H	X	L	H
L	X	H	H	X	L	L
X	X	H	L	X	L	A <sub>0</sub>
X	H	L	X	H	L	H
X	L	L	X	H	L	L
X	X	L	X	L	L	A <sub>0</sub>
X	X	X	X	X	H	Z

**A TO B ( $\overline{\text{OEA}} = \text{H}$ )**

INPUTS					OUTPUTS	
A	LEA1B	LEA2B	$\overline{\text{OE1B}}$	$\overline{\text{OE2B}}$	1B	2B
H	H	H	L	L	H	H
L	H	H	L	L	L	L
H	H	L	L	L	H	2B <sub>0</sub>
L	H	L	L	L	L	2B <sub>0</sub>
H	L	H	L	L	1B <sub>0</sub>	H
L	L	H	L	L	1B <sub>0</sub>	L
X	L	L	L	L	1B <sub>0</sub>	2B <sub>0</sub>
X	X	X	H	H	Z	Z
X	X	X	L	H	Active	Z
X	X	X	H	L	Z	Active
X	X	X	L	L	Active	Active

**SN54ABT162260, SN74ABT162260**  
**12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES**  
**WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTPUTS**  
SCBS240A - JUNE 1992 - REVISED JULY 1994

logic diagram (positive logic)



**SN54ABT162260, SN74ABT162260**  
**12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES**  
**WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTPUTS**

SCBS240A – JUNE 1992 – REVISED JULY 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT162260 (A port) .....	96 mA
SN74ABT162260 (A port) .....	128 mA
B port .....	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package .....	1.4 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils.  
 For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 3)**

		SN54ABT162260		SN74ABT162260		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current	A port	48	64		mA
		B port	12	12		
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	-55	125	-40	85	$^\circ\text{C}$

NOTE 3: Unused or floating control inputs must be held high or low.

**SN54ABT162260, SN74ABT162260**  
**12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES**  
**WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTPUTS**

SCBS240A - JUNE 1992 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT162260		SN74ABT162260		UNIT	
			MIN	TYPT	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
V <sub>OH</sub>		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		V	
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3		3			
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				
			I <sub>OH</sub> = -32 mA	2*					2		
V <sub>OL</sub>	A port	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55			V	
			I <sub>OL</sub> = 64 mA		0.55*			0.55			
	B port		I <sub>OL</sub> = 12 mA		0.8		0.8		0.8		
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μA	
	A or B ports	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±20		±20		±20		
I <sub>I</sub> (hold)	A or B ports	V <sub>CC</sub> = 4.5 V	V <sub>I</sub> = 0.8 V						100	μA	
			V <sub>I</sub> = 2 V						-100		
I <sub>OZPU</sub> ‡		V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 V to 2.7 V, $\overline{OE} = X$			±50		±50		±50	μA	
I <sub>OZPD</sub> ‡		V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 V to 2.7 V, $\overline{OE} = X$			±50		±50		±50	μA	
I <sub>OZH</sub> §		V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, $\overline{OE} \geq 2$ V			10		10		10	μA	
I <sub>OZL</sub> §		V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, $\overline{OE} \geq 2$ V			-10		-10		-10	μA	
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA	
I <sub>CEX</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V			50		50		50	μA	
I <sub>O</sub> ¶		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-225	-50	-225	-50	-225	mA	
I <sub>CC</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND			1.5		1.5		1.5	mA	
	Outputs low				63		63		63		
	Outputs disabled				1		1		1		
ΔI <sub>CC</sub> #		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			1		1.5		1	mA	
C <sub>i</sub>		V <sub>I</sub> = 2.5 V or 0.5 V			3					pF	
C <sub>o</sub>		V <sub>O</sub> = 2.5 V or 0.5 V			11.5					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ This parameter is characterized but not tested.

§ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT162260, SN74ABT162260**  
**12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES**  
**WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTPUTS**

SCBS240A – JUNE 1992 – REVISED JULY 1994

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C	SN54ABT162260		SN74ABT162260		UNIT
		MIN	MAX	MIN	MAX	
t <sub>w</sub> Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high	3.3	3.3	3.3	3.3	3.3	ns
t <sub>SU</sub> Setup time, data before LE1B, LE2B, LEA1B, or LEA2B↓	1.5	1.5	1.5	1.5	1.5	ns
t <sub>H</sub> Hold time, data after LE1B, LE2B, LEA1B, or LEA2B↓	1	1	1	1	1	ns

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT162260		SN74ABT162260		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	B	1.4	3.6	5.2	1.4	6.3	1.4	6.1	ns
t <sub>PHL</sub>			2.7	4.8	6.4	2.7	7.4	2.7	7.1	
t <sub>PLH</sub>	B	A	1.6	3.6	5.2	1.6	6.4	1.6	6	ns
t <sub>PHL</sub>			1.7	3.8	5.5	1.7	6.5	1.7	6.2	
t <sub>PLH</sub>	LE	A	1.8	3.9	5.3	1.8	6.6	1.8	6.3	ns
t <sub>PHL</sub>			2.3	4.1	5.4	2.3	6.1	2.3	5.8	
t <sub>PLH</sub>	LE	B	1.6	3.7	5.4	1.6	6.4	1.6	6.1	ns
t <sub>PHL</sub>			2.8	4.9	6.4	2.8	7.5	2.8	7.1	
t <sub>PLH</sub>	SEL (1B)	A	1.5	3.6	5	1.5	5.9	1.5	5.6	ns
t <sub>PHL</sub>			1.8	3.5	4.8	1.8	5.2	1.8	5	
t <sub>PLH</sub>	SEL (2B)	A	1.2	3.6	5.1	1.2	6.5	1.2	6.3	ns
t <sub>PHL</sub>			1.7	4	5.5	1.7	6.5	1.7	6.2	
t <sub>PZH</sub>	OE	A	1.1	3.5	5.2	1.1	6.5	1.1	6.3	ns
t <sub>PZL</sub>			2.1	4.2	5.7	2.1	6.6	2.1	6.5	
t <sub>PZH</sub>	OE	B	1	3.4	4.9	1	6.4	1	6.3	ns
t <sub>PZL</sub>			2.9	5.5	6.8	2.9	8.3	2.9	8.2	
t <sub>PHZ</sub>	OE	A	2.5	4.5	5.9	2.5	6.9	2.5	6.7	ns
t <sub>PLZ</sub>			1.8	3.4	4.8	1.8	5.6	1.8	5.2	
t <sub>PHZ</sub>	OE	B	2.1	4.4	5.7	2.1	7.7	2.1	7.5	ns
t <sub>PLZ</sub>			1.7	3.9	5.4	1.7	6.3	1.7	6.2	

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT162260, SN74ABT162260**  
**12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES**  
**WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTPUTS**

SCBS240A – JUNE 1992 – REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**






# SN54ABT162460, SN74ABT162460 4-TO-1 MULTIPLEXED/DEMULPLEXED REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS241A – FEBRUARY 1993 – REVISED JULY 1994

- **B-Port Outputs Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required**
- **Members of the Texas Instruments Widebus™ Family**
- **State-of-the-Art EPIC-II<sup>B</sup>™ BiCMOS Design Significantly Reduces Power Dissipation**
- **Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**
- **Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Bus-Hold Inputs Eliminate the Need for External Pullup Resistors**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings**

SN54ABT162460 . . . WD PACKAGE  
SN74ABT162460 . . . DL PACKAGE  
(TOP VIEW)



## description

The 'ABT162460 are 4-bit-to-1-bit multiplexed registered transceivers used in applications where four separate data paths must be multiplexed onto or demultiplexed from a single data path. Typical applications include multiplexing and/or demultiplexing of address and data information in microprocessor or bus-interface applications. This device is also useful in memory-interleaving applications.

Five 4-bit I/O ports (1A–4A, 1B1–4, 2B1–4, 3B1–4, and 4B1–4) are available for address and/or data transfer. The output-enable ( $\overline{OEB}$ ,  $\overline{OEB1}$ – $\overline{OEB4}$ , and  $\overline{OEA}$ ) inputs control the bus transceiver functions. These control signals also allow 4-bit or 16-bit control depending on the  $\overline{OEB}$  level.

Address and/or data information can be stored using the internal storage latches/flip-flops. The latch-enable (LEB1–LEB4, LEBA, and LEAB1–LEAB4) and clock/clock-enable (CLK/CLKEN) inputs are used to control data storage. When either one of the latch-enable inputs is high, the latch is transparent (clock is a don't care as long as the latch-enable is high). When the latch-enable input goes low (providing that the clock does not transit from low to high), the data present at the inputs is latched and remains latched until the latch-enable input is returned high. When the clock-enable is low and the corresponding latch-enable is low, data can be clocked on the low to high transition of the clock. When either the clock-enable or the corresponding latch-enable is high, the clock is a don't care.

Four select (SEL0, SEL1, CE\_SEL0, and CE\_SEL1) pins are provided to multiplex data (A port), or to select one of four clock-enables (B port). This allows the user to have the flexibility of controlling one bit at a time.

The B-port outputs, which are designed to sink up to 12 mA, include 25-Ω series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

Widebus and EPIC-II<sup>B</sup> are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

**SN54ABT162460, SN74ABT162460**  
**4-TO-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS241A – FEBRUARY 1993 – REVISED JULY 1994

**description (continued)**

To ensure the high-impedance state during power-up or power-down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT162460 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT162460 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ABT162460 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**Function Tables**

**A-TO-B OUTPUT ENABLE†**

INPUTS		OUTPUT
$\overline{OEB}$	$\overline{OEBn}$	$Bn$
H	H	Z
H	L	Z
L	H	Z
L	L	Active

†  $n = 1, 2, 3, 4$

**A-TO-B STORAGE**  
 (assuming  $\overline{OEB} = L, \overline{OEBn} = L$ )‡

INPUTS								OUTPUTS			
$\overline{CLKENAB}$	$\overline{CE\_SEL1}$	$\overline{CE\_SEL0}$	$\overline{CLKAB}$	LEAB1	LEAB2	LEAB3	LEAB4	B1	B2	B3	B4
X	X	X	H or L	H	L	L	L	A	$A_0$	$A_0$	$A_0$
X	X	X	H or L	H	H	H	L	A	A	A	$A_0$
L	X	X	L	L	L	L	L	$A_0$	$A_0$	$A_0$	$A_0$
L	L	L	↑	L	L	L	L	A	$A_0$	$A_0$	$A_0$
L	L	H	↑	L	L	L	L	$A_0$	A	$A_0$	$A_0$
L	H	L	↑	L	L	L	L	$A_0$	$A_0$	A	$A_0$
L	H	H	↑	L	L	L	L	$A_0$	$A_0$	$A_0$	A
H	X	X	↑	L	L	L	L	$A_0$	$A_0$	$A_0$	$A_0$

‡ This table does not cover all the latch-enable cases since they have similar results.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT162460, SN74ABT162460**  
**4-TO-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS241A - FEBRUARY 1993 - REVISED JULY 1994

**Function Tables (Continued)**

**B-TO-A STORAGE**  
(before point P)

INPUTS								P	
CLKEN $\bar{B}$	CLKBA	LEB1	LEB2	LEB3	LEB4	SEL1	SEL0		
X	X	H	L	L	L	L	L	B1	
X	X	L	H	L	L	L	H	B2	
X	X	L	L	H	L	H	L	B3	
X	X	L	L	L	H	H	H	B4	
L							L	L	B1
							L	H	B2
							H	L	B3
							H	H	B4
L							L	L	B1 $\dagger$
							L	H	B2 $\dagger$
							H	L	B3 $\dagger$
							H	H	B4 $\dagger$

$\dagger$  Output level before the indicated steady-state input conditions were established.

**B-TO-A STORAGE**  
(after point P)


INPUTS					OUTPUT	
CLKEN $\bar{B}$	CLKBA	LEBA	$\overline{OE}$	B	A	A
X	X	X	H	X	Z	Z
X	X	H	L	L	L	L
X	X	H	L	H	H	H
H	X	L	L	X	A $_0$ $\dagger$	A $_0$ $\dagger$
L	$\uparrow$	L	L	L	L	L
L	$\uparrow$	L	L	H	H	H
L	L	L	L	X	A $_0$ $\dagger$	A $_0$ $\dagger$

$\dagger$  Output level before the indicated steady-state input conditions were established.

**SN54ABT162460, SN74ABT162460**  
**4-TO-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS241A - FEBRUARY 1993 - REVISED JULY 1994

**logic diagram (positive logic)**



# SN54ABT162460, SN74ABT162460 4-TO-1 MULTIPLEXED/DEMULPLEXED REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS241A – FEBRUARY 1993 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT162460 (A port) .....	96 mA
SN74ABT162460 (A port) .....	128 mA
B port .....	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT162460			SN74ABT162460			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
$V_{CC}$	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
$V_{IH}$	High-level input voltage	2			2			V	
$V_{IL}$	Low-level input voltage			0.8			0.8	V	
$V_I$	Input voltage	0		$V_{CC}$	0		$V_{CC}$	V	
$I_{OH}$	High-level output current	A port		-24	-32		mA		
		B port		-12	-12				
$I_{OL}$	Low-level output current	A port		48	64		mA		
		B port		12	12				
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10	10		ns/V	
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200				200			$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	-55	125				85	°C	

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54ABT162460, SN74ABT162460**  
**4-TO-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS241A - FEBRUARY 1993 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	SN54ABT162460		SN74ABT162460		UNIT		
		MIN	TYP†	MAX	MIN		TYP†	MAX
$V_{IK}$	$V_{CC} = 4.5\text{ V}$ , $I_I = -18\text{ mA}$			-1.2		V		
$V_{OH}$	A port	$V_{CC} = 5\text{ V}$ , $I_{OH} = -3\text{ mA}$	3	3.4	3	3.4	V	
		$V_{CC} = 4.5\text{ V}$	2.5	3				
	B port	$I_{OH} = -3\text{ mA}$			2	2.7		
		$I_{OH} = -32\text{ mA}$						
		$V_{CC} = 5\text{ V}$ , $I_{OH} = -1\text{ mA}$	3.8	4.2	4.2			
		$V_{CC} = 4.5\text{ V}$	3.3	3.7	3.7			
$I_{OH} = -3\text{ mA}$	3	3.6	3.6					
$I_{OH} = -12\text{ mA}$			3.3					
$V_{OL}$	A port	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 24\text{ mA}$	0.25	0.55		V	
			$I_{OL} = 64\text{ mA}$			0.3		0.55
	B port	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 8\text{ mA}$	0.4	0.8	0.4		0.65
			$I_{OL} = 12\text{ mA}$			0.5		0.8
$I_I$	Control inputs	$V_{CC} = 0\text{ to }5.5\text{ V}$ , $V_I = V_{CC}\text{ or GND}$			$\pm 1$	$\pm 1$	$\mu\text{A}$	
	A or B ports	$V_{CC} = 2.1\text{ V to }5.5\text{ V}$ , $V_I = V_{CC}\text{ or GND}$			$\pm 20$	$\pm 20$		
$I_I(\text{hold})$	A or B ports	$V_{CC} = 5.5\text{ V}$ , $V_I = 0.8\text{ V}$	75	500	75	500	$\mu\text{A}$	
		$V_{CC} = 4.5\text{ V}$ , $V_I = 2\text{ V}$	-75	-500	-75	-500		
$I_{O\ddagger}$	A port	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.5\text{ V}$	$I_{O\ddagger} = 10\text{ mA}$	-50	-180	-50	-180	mA
			$I_{O\ddagger} = 55\text{ mA}$	-25	-90	-25	-90	
	B port	$V_{CC} = 5.5\text{ V}$	$V_O = 2.5\text{ V}$	-50	-110	-180	-50	
$I_{O\ddagger}$	B port	$V_{CC} = 5.5\text{ V}$	$V_O = 0$	-50	-110	-180	-50	-180
$I_{CEX}$	Outputs high	$V_{CC} = 5.5\text{ V}$ , $V_O = 5.5\text{ V}$			50	50	$\mu\text{A}$	
$I_{off}$		$V_{CC} = 0$ , $V_I\text{ or }V_O \leq 4.5\text{ V}$			$\pm 100$	$\pm 100$	$\mu\text{A}$	
$I_{OZPU}\S$		$V_{CC} = 0\text{ to }2.1\text{ V}$ , $\overline{OE} = X$ , $V_O = 0.5\text{ V to }2.7\text{ V}$			$\pm 50$	$\pm 50$	$\mu\text{A}$	
$I_{OZPD}\S$		$V_{CC} = 2.1\text{ V to }0$ , $\overline{OE} = X$ , $V_O = 0.5\text{ V to }2.7\text{ V}$			$\pm 50$	$\pm 50$	$\mu\text{A}$	
$I_{OZH}\P$		$V_{CC} = 2.1\text{ V to }5.5\text{ V}$ , $V_O = 2.7\text{ V}$ , $\overline{OE} \geq 2\text{ V}$			10	10	$\mu\text{A}$	
$I_{OZL}\P$		$V_{CC} = 2.1\text{ V to }5.5\text{ V}$ , $V_O = 0.5\text{ V}$ , $\overline{OE} \geq 2\text{ V}$			-10	-10	$\mu\text{A}$	
$I_{CC}$	Outputs high	$V_{CC} = 5.5\text{ V}$ , Outputs open			1.5	0.7	1.5	mA
	A port low				10	6	10	
	B port low				32	18	32	
	Outputs disabled				1.5	0.7	1.5	
$\Delta I_{CC}\#$		$V_{CC} = 5.5\text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}$ or GND			1	1	mA	
$C_i$	Control inputs	$V_I = 2.5\text{ V or }0.5\text{ V}$			3.5	3.5	pF	
$C_{i0}$	A or B ports	$V_O = 2.5\text{ V or }0.5\text{ V}$			8	8	pF	

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This parameter is characterized but not tested.

¶ The parameters  $I_{OZH}$  and  $I_{OZL}$  include the input leakage current.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

# SN54ABT162460, SN74ABT162460 4-TO-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS241A – FEBRUARY 1993 – REVISED JULY 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(see Figure 1)

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT162460		SN74ABT162460		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	160	0	160	0	160	MHz
t <sub>w</sub>	Pulse duration	CLKAB high or low	3.8	3.8	3.8	3.8	3.8	ns
		CLKBA high or low	4.5	4.5	4.5	4.5		
		LEAB1, 2, 3, or 4 high	2.8	2.8	2.8	2.8		
		LEBA high	2.8	2.8	2.8	2.8		
		LEB1, 2, 3, or 4 high	3	3	3	3		
t <sub>su</sub>	Before CLKAB↑	A bus	2.5	2.5	2.5	2.5	ns	
		CE_SEL0/1	3.2	3.2	3.2	3.2		
		CLKENAB	3.2	3.2	3.2	3.2		
	Before LEAB1, 2, 3, or 4 ↓	A bus	3.6	3.6	3.6	3.6		
		Before CLKBA↑	B bus	3.8	3.8	3.8		3.8
			CLKENB	2.3	2.3	2.3		2.3
	CLKENBA		2.5	2.5	2.5	2.5		
	LEB1, 2, 3, or 4		4.3	4.3	4.3	4.3		
	Before LEB1, 2, 3, or 4 ↓	SELO/1	4.5	4.5	4.5	4.5		
		Before LEBA↓	B bus	3.2	3.2	3.2		3.2
			B bus	4	4	4		4
	LEB1, 2, 3, or 4		4.4	4.4	4.4	4.4		
	SELO/1	4.3	4.3	4.3	4.3			
t <sub>h</sub>	After CLKAB↑	A bus	0.5	0.5	0.5	0.5	ns	
		CE_SEL0/1	1.1	1.1	1.1	1.1		
		CLKENAB	0.5	0.5	0.5	0.5		
	After LEAB1, 2, 3, or 4 ↓	A bus	1.2	1.2	1.2	1.2		
		After CLKBA↑	B bus	1.3	1.3	1.3		1.3
			CLKENB	1	1	1		1
	CLKENBA		1	1	1	1		
	SELO/1		0	0	0	0		
	After LEB1, 2, 3, or 4 ↓	B bus	1.5	1.5	1.5	1.5		
		After LEBA↓	B bus	0.4	0.4	0.4		0.4
			SELO/1	0.1	0.1	0.1		0.1

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



**SN54ABT162460, SN74ABT162460**  
**4-TO-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS241A – FEBRUARY 1993 – REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT162460		SN74ABT162460		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			160			160		160		MHz
$t_{PLH}$	B	A	2	3.6	5.9	2	7.1	2	6.5	ns
$t_{PHL}$			2	3.5	5.8	2	6.8	2	6.5	
$t_{PZH}$	$\overline{OE}A$	A	1.5	2.8	4.8	1.5	5.9	1.5	5.6	ns
$t_{PZL}$			1.5	2.6	4.8	1.5	5.7	1.5	5.5	
$t_{PHZ}$	$\overline{OE}A$	A	2	3.8	5.3	2	6	2	5.9	ns
$t_{PLZ}$			1.5	4	6.1	1.5	7	1.5	6.5	
$t_{PLH}$	A	B	2	3.3	5.5	2	6.5	2	6.2	ns
$t_{PHL}$			2	3.7	5.8	2	6.8	2	6.5	
$t_{PZH}$	$\overline{OE}B$	B	2	3.9	5.8	2	7.1	2	6.8	ns
$t_{PZL}$			2	3.7	5.6	2	6.6	1.5	6.3	
$t_{PHZ}$	$\overline{OE}B$	B	2	4	5.6	2	6.2	2	6.2	ns
$t_{PLZ}$			2	3.7	5.2	2	6.1	2	5.8	
$t_{PZH}$	$\overline{OE}B1, 2, 3, 4$	B	2	3.7	5.8	2	6.8	2	6.6	ns
$t_{PZL}$			2	3.5	5.4	2	6.4	2	6.2	
$t_{PHZ}$	$\overline{OE}B1, 2, 3, 4$	B	1.5	3.3	4.8	1.5	5.4	1.5	5.3	ns
$t_{PLZ}$			1.5	3.1	4.4	1.5	5.1	1.5	4.9	
$t_{PLH}$	CLKBA	A	1.5	4.2	6.7	1.5	8.1	1.5	7.4	ns
$t_{PHL}$			1.5	4.4	6.9	1.5	8.4	1.5	7.7	
$t_{PLH}$	CLKAB	B	2	3.5	5.8	2	6.9	2	6.5	ns
$t_{PHL}$			2	3.7	6	2	7	2	6.5	
$t_{PLH}$	LEBA	A	1.5	3	5.2	1.5	6.3	1.5	5.8	ns
$t_{PHL}$			1.5	3	5	1.5	6.3	1.5	5.8	
$t_{PLH}$	LEAB1, 2, 3, 4	B	2	3.4	5.4	2	6.5	2	6.2	ns
$t_{PHL}$			2	3.6	5.7	2	6.3	2	6.2	
$t_{PLH}$	LEBA1, 2, 3, 4	A	2	4	6.5	2	7.8	2	7.2	ns
$t_{PHL}$			2	4	6.1	2	7.5	2	6.8	
$t_{PLH}$	SEL	A	2	4.1	6.7	2	8.1	2	7.5	ns
$t_{PHL}$			2	3.8	6.2	2	7.3	2	6.9	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT162460, SN74ABT162460**  
**4-TO-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS241A - FEBRUARY 1993 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




**VOLTAGE WAVEFORMS  
PULSE DURATION**



**VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**



# SN54ABT162500, SN74ABT162500 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS242B – JUNE 1992 – REVISED JULY 1994

- **B-Port Outputs Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required**
- **Members of the Texas Instruments *Widebus™* Family**
- **State-of-the-Art *EPIC-IIB™* BICMOS Design Significantly Reduces Power Dissipation**
- ***UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17**
- **Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 5 V$ ,  $T_A = 25^\circ C$**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings**

## description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes. Data flow in each direction is controlled by output-enable (OEAB and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock ( $\overline{CLKAB}$  and  $\overline{CLKBA}$ ) inputs.


For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if  $\overline{CLKAB}$  is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch/flip-flop on the high-to-low transition of  $\overline{CLKAB}$ . Output-enable OEAB is active high. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses  $\overline{OEBA}$ , LEBA, and  $\overline{CLKBA}$ . The output enables are complementary (OEAB is active high and  $\overline{OEBA}$  is active low).

The B-port outputs, which are designed to source or sink up to 12 mA, include 25-Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pull-down resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

SN54ABT162500 . . . WD PACKAGE  
SN74ABT162500 . . . DL PACKAGE  
(TOP VIEW)



Widebus+, EPIC-IIB, and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

**SN54ABT162500, SN74ABT162500**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS242B - JUNE 1992 - REVISED JULY 1994

**description (continued)**

The SN74ABT162500 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT162500 is characterized over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ABT162500 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE†**

INPUTS				OUTPUT
OEAB	LEAB	CLKAB	A	B
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↓	L	L
H	L	↓	H	H
H	L	H	X	B <sub>0</sub> ‡
H	L	L	X	B <sub>0</sub> §

† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT162500, SN74ABT162500**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS242B - JUNE 1992 - REVISED JULY 1994

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**SN54ABT162500, SN74ABT162500**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS242B - JUNE 1992 - REVISED JULY 1994

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_{OL}$ : SN54ABT162500 (A port) .....	96 mA
SN74ABT162500 (A port) .....	128 mA
B port .....	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package .....	1.4 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



**SN54ABT162500, SN74ABT162500**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS242B – JUNE 1992 – REVISED JULY 1994

**recommended operating conditions (see Note 3)**

		SN54ABT162500		SN74ABT162500		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current	A port	24		-32	mA
		B port		-12	-12	
$I_{OL}$	Low-level output current	A port		48	64	mA
		B port		12	12	
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		$\mu$ s/V
$T_A$	Operating free-air temperature	-55	125	-40	85	$^{\circ}$ C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.





# SN54ABT162500, SN74ABT162500 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS242B - JUNE 1992 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT162500		SN74ABT162500		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
V <sub>OH</sub>	A port	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5		2.5		2.5	V	
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3		3		3		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA		2		2		2		
		I <sub>OH</sub> = -32 mA		2*				2		
	B port	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -1 mA		3.35		3.3		3.35		
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -1 mA		3.85		3.8		3.85		
V <sub>CC</sub> = 4.5 V		I <sub>OH</sub> = -3 mA		3.1		3		3.1		
		I <sub>OH</sub> = -12 mA		2.6				2.6		
V <sub>OL</sub>	A port	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55		V	
			I <sub>OL</sub> = 64 mA		0.55*			0.55		
	B port	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 12 mA			0.8		0.8	0.8		
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1	±1	μA	
	A or B ports	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±20		±20	±20		
I <sub>OZPU</sub>	V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 V to 2.7 V, $\overline{OE}$ or OE = X			±50		±50		±50	μA	
I <sub>OZPD</sub>	V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 V to 2.7 V, $\overline{OE}$ or OE = X			±50		±50		±50	μA	
I <sub>OZH</sub> ‡	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, $\overline{OE} \geq 2$ V or OE ≤ 0.8 V§			10		10		10	μA	
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, $\overline{OE} \geq 2$ V or OE ≤ 0.8 V§			-10		-10		-10	μA	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA	
I <sub>CEX</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V			50		50	50	μA	
I <sub>O</sub> ¶	A port	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V		-50	-110	-180		-50	-180	mA
	B port	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V		-25	-55	-90		-25	-90	
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		3		3		3	mA
			Outputs low		36		36		36	
			Outputs disabled		3		3		3	
ΔI <sub>CC</sub> #		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			50		50		50	μA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			3					pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			9					pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ For V<sub>CC</sub> between 2.1 V and 4 V, OE should be less than or equal to 0.5 V to ensure a low state.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT162500, SN74ABT162500**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS242B – JUNE 1992 – REVISED JULY 1994

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

			SN54ABT162500		SN74ABT162500		UNIT	
			MIN	MAX	MIN	MAX		
$f_{clock}$	Clock frequency		0	150	0	150	MHz	
$t_w$	Pulse duration	LEAB or LEBA high	2.5		2.5		ns	
		$\overline{CLKAB}$ or $\overline{CLKBA}$ high or low	3		3			
$t_{su}$	Setup time	A before $\overline{CLKAB}\downarrow$	3.3		3.3		ns	
		B before $\overline{CLKBA}\downarrow$	3.3		3.3			
		A before LEAB $\downarrow$ or B before LEBA $\downarrow$	$\overline{CLK}$ high			1		
			$\overline{CLK}$ low	2.5		2.5		
$t_h$	Hold time	A after $\overline{CLKAB}\downarrow$ or B after $\overline{CLKBA}\downarrow$	0		0		ns	
		A after LEAB $\downarrow$ or B after LEBA $\downarrow$	2		2			

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT162500		SN74ABT162500		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			150	200		150		150	MHz	
$t_{PLH}$	A or B	B or A	1.5	2.6	4	1.5	5.1	1.5	4.8	ns
$t_{PHL}$			2	3.4	5.2	2	6.4	2	5.7	
$t_{PLH}$	LEAB or LEBA	B or A	2	3.3	4.8	2	6.4	2	5.6	ns
$t_{PHL}$			2	3.8	5.2	2	6.4	2	5.9	
$t_{PLH}$	$\overline{CLKAB}$ or $\overline{CLKBA}$	B or A	1.5	3.7	4.9	1.5	6.4	1.5	5.9	ns
$t_{PHL}$			1.5	3.8	5.2	1.5	6.4	1.5	6	
$t_{PZH}$	OEAB or $\overline{OEBA}$	B or A	1.5	3.4	4.6	1.5	5.6	1.5	5.3	ns
$t_{PZL}$			2	3.8	4.7	2	5.6	2	5.4	
$t_{PHZ}$	OEAB or $\overline{OEBA}$	B or A	2	4.5	5.7	2	6.9	2	6.5	ns
$t_{PLZ}$			1.5	3.8	5.3	1.5	6.3	1.5	5.8	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT162500, SN74ABT162500**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS242B – JUNE 1992 – REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.


**Figure 1. Load Circuit and Voltage Waveforms**

# SN54ABT162501, SN74ABT162501 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS243B - SEPTEMBER 1992 - REVISED JULY 1994

- B-Port Outputs Have Equivalent 25- $\Omega$  Series Resistors, So No External Resistors Are Required
- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II<sup>B</sup>™* BICMOS Design Significantly Reduces Power Dissipation
- *UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54ABT162501 . . . WD PACKAGE  
SN74ABT162501 . . . DGG OR DL PACKAGE  
(TOP VIEW)



## description

These 18-bit universal bus transceivers consist of storage elements that can operate either as D-type latches or D-type flip-flops to allow data flow in transparent or clocked modes.

Data flow in each direction is controlled by output-enable ( $\overline{\text{OEAB}}$  and  $\overline{\text{OEBA}}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses  $\overline{\text{OEBA}}$ , LEBA, and CLKBA. The output enables are complementary ( $\overline{\text{OEAB}}$  is active high and  $\overline{\text{OEBA}}$  is active low).

The B-port outputs, which are designed to source or sink up to 12 mA, include 25- $\Omega$  series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74ABT162501 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

Widebus+, EPIC-II<sup>B</sup>, and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

**SN54ABT162501, SN74ABT162501**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS243B - SEPTEMBER 1992 - REVISED JULY 1994

**description (continued)**

The SN54ABT162501 is characterized over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ABT162501 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE†**

INPUTS				OUTPUT
OEAB	LEAB	CLKAB	A	B
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↑	L	L
H	L	↑	H	H
H	L	H	X	$B_0^{\ddagger}$
H	L	L	X	$B_0^{\S}$

† A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.

§ Output level before the indicated steady-state input conditions were established.

**SN54ABT162501, SN74ABT162501**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS243B - SEPTEMBER 1992 - REVISED JULY 1994

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**SN54ABT162501, SN74ABT162501**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS243B – SEPTEMBER 1992 – REVISED JULY 1994

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_{OL}$ : SN54ABT162501 (A port) .....	96 mA
SN74ABT162501 (A port) .....	128 mA
B port .....	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT162501, SN74ABT162501**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS243B – SEPTEMBER 1992 – REVISED JULY 1994

**recommended operating conditions (see Note 3)**

		SN54ABT162501		SN74ABT162501		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	A port		-32		mA
		B port		-12		
I <sub>OL</sub>	Low-level output current	A port		64		mA
		B port		12		
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10		ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate	200		200		μs/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



**SN54ABT162501, SN74ABT162501**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS243B - SEPTEMBER 1992 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT162501		SN74ABT162501		UNIT
				MIN	TYPT	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA		-1.2			-1.2		-1.2		V
V <sub>OH</sub>	A port	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5			2.5		2.5		V
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3			3		3		
		V <sub>CC</sub> = 4.5 V		I <sub>OH</sub> = -24 mA		2					
				I <sub>OH</sub> = -32 mA		2*			2		
	B port	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -1 mA		3.35			3.3		3.35		
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -1 mA		3.85			3.8		3.85		
V <sub>CC</sub> = 4.5 V		I <sub>OH</sub> = -3 mA		3.1			3				
		I <sub>OH</sub> = -12 mA		2.6			2.6				
V <sub>OL</sub>	A port	V <sub>CC</sub> = 4.5 V		I <sub>OL</sub> = 48 mA		0.55			0.55		V
				I <sub>OL</sub> = 64 mA		0.55*			0.55		
	B port	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 12 mA		0.8			0.8		0.8		
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1			±1		±1		μA
	A or B ports	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±20			±20		±20		
I <sub>OZPU</sub>		V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 V to 2.7 V, $\overline{OE}$ or OE = X		±50			±50		±50		μA
I <sub>OZPD</sub>		V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 V to 2.7 V, $\overline{OE}$ or OE = X		±50			±50		±50		μA
I <sub>OZH</sub> ‡		V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, $\overline{OE} \geq 2$ V or OE ≤ 0.8 V§		10			10		10		μA
I <sub>OZL</sub> ‡		V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, $\overline{OE} \geq 2$ V or OE ≤ 0.8 V§		-10			-10		-10		μA
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V		±100					±100		μA
I <sub>CEX</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V		50			50		50		μA
I <sub>O</sub> ¶	A port	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V		-50	-110	-180	-50	-180	-50	-180	mA
	B port	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V		-25	-55	-90	-25	-90	-25	-90	
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND		Outputs high		3			3		mA
				Outputs low		36			36		
				Outputs disabled		3			3		
ΔI <sub>CC</sub> #		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND		50			50		50		μA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V		3							pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V		9							pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ For V<sub>CC</sub> between 2.1 V and 4 V, OE should be less than or equal to 0.5 V to ensure a low state.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



# SN54ABT162501, SN74ABT162501 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS243B - SEPTEMBER 1992 - REVISED JULY 1994

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

			SN54ABT162501		SN74ABT162501		UNIT	
			MIN	MAX	MIN	MAX		
$f_{\text{clock}}$	Clock frequency		0	150	0	150	MHz	
$t_w$	Pulse duration	LEAB or LEBA high	3		3		ns	
		CLKAB or CLKBA high or low	3.3		3.3			
$t_{\text{su}}$	Setup time	A before CLKAB $\uparrow$	4.3		4.3		ns	
		B before CLKBA $\uparrow$	4.3		4.3			
		A before LEAB $\downarrow$ or B before LEBA $\downarrow$	CLK high	2.5		2.5		
			CLK low			1		
$t_h$	Hold time	A after CLKAB $\uparrow$ or B after CLKBA $\uparrow$	0		0		ns	
		A after LEAB $\downarrow$ or B after LEBA $\downarrow$	2		2			

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5V, T_A = 25^\circ C$			SN54ABT162501		SN74ABT162501		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{\text{max}}$			150	200		150		150		MHz
$t_{\text{PLH}}$	A or B	B or A	1.5	2.6	4	1.5	5.1	1.5	4.8	ns
$t_{\text{PHL}}$			2	3.4	5.2	2	6.4	2	5.7	
$t_{\text{PLH}}$	LEAB or LEBA	B or A	2	3.3	4.8	2	6.4	2	5.6	ns
$t_{\text{PHL}}$			2	3.8	5.2	2	6.4	2	5.9	
$t_{\text{PLH}}$	CLKAB or CLKBA	B or A	1.5	3.5	4.7	1.5	6	1.5	5.5	ns
$t_{\text{PHL}}$			1.5	3.5	4.8	1.5	5.8	1.5	5.3	
$t_{\text{PZH}}$	OEAB or $\overline{\text{OEBA}}$	B or A	1.5	3.4	4.6	1.5	5.6	1.5	5.3	ns
$t_{\text{PZL}}$			2	3.8	4.7	2	5.6	2	5.4	
$t_{\text{PHZ}}$	OEAB or $\overline{\text{OEBA}}$	B or A	2	4.5	5.7	2	6.9	2	6.5	ns
$t_{\text{PLZ}}$			1.5	3.8	5.3	1.5	6.3	1.5	5.8	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT162501, SN74ABT162501**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS243B – SEPTEMBER 1992 – REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

# SN54ABT162601, SN74ABT162601 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS247B – AUGUST 1992 – REVISED JULY 1994

- B-Port Outputs Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II B™* BICMOS Design Significantly Reduces Power Dissipation
- *UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable ( $\overline{CLKENAB}$  and  $\overline{CLKENBA}$ ) inputs.

For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. Output-enable  $\overline{OEAB}$  is active-low. When  $\overline{OEAB}$  is low, the outputs are active. When  $\overline{OEAB}$  is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B but uses  $\overline{OEBA}$ , LEBA, CLKBA, and  $\overline{CLKENBA}$ .

The B-port outputs, which are designed to source or sink up to 12 mA, include 25-Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT162601 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT162601 is characterized over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT162601 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT162601 . . . WD PACKAGE  
SN74ABT162601 . . . DGG OR DL PACKAGE  
(TOP VIEW)

OEAB	1	56	CLKENAB
LEAB	2	55	CLKAB
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
V <sub>CC</sub>	7	50	V <sub>CC</sub>
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
V <sub>CC</sub>	22	35	V <sub>CC</sub>
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
$\overline{OEBA}$	27	30	CLKBA
LEBA	28	29	CLKENBA

Widebus, EPIC-II B, and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

**SN54ABT162601, SN74ABT162601**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS247B – AUGUST 1992 – REVISED JULY 1994

**FUNCTION TABLE†**

INPUTS					OUTPUT B
CLKENAB	OEAB	LEAB	CLKAB	$\bar{A}$	
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	B <sub>0</sub> ‡
H	L	L	X	X	B <sub>0</sub> ‡
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	L	L	X	B <sub>0</sub> ‡
L	L	L	H	X	B <sub>0</sub> §

† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

‡ Output level before the indicated steady-state input conditions were established.


§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.



SN54ABT162601, SN74ABT162601  
 18-BIT UNIVERSAL BUS TRANSCEIVERS  
 WITH 3-STATE OUTPUTS

SCBS247B - AUGUST 1992 - REVISED JULY 1994

logic diagram (positive logic)



# SN54ABT162601, SN74ABT162601 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS247B – AUGUST 1992 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT162601 (A port) .....	96 mA
SN74ABT162601 (A port) .....	128 mA
B port .....	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT162601		SN74ABT162601		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current	A port	24		-32	mA
		B port		-12	-12	
$I_{OL}$	Low-level output current	A port	48		64	mA
		B port		12	12	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	-55	125	-40	85	$^\circ\text{C}$

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

**SN54ABT162601, SN74ABT162601**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS247B - AUGUST 1992 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT162601		SN74ABT162601		UNIT
		MIN	TYPT	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>	A port	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5		2.5		2.5	V
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA		3		3		3	
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2		2			
	I <sub>OH</sub> = -32 mA		2*				2		
	B port	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -1 mA		3.35		3.3		3.35	
		V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -1 mA		3.85		3.8		3.85	
V <sub>CC</sub> = 4.5 V		I <sub>OH</sub> = -3 mA	3.1		3		3.1		
	I <sub>OH</sub> = -12 mA		2.6				2.6		
V <sub>OL</sub>	A port	V <sub>CC</sub> = 4.5 V			0.55		0.55	V	
		I <sub>OL</sub> = 48 mA			0.55*		0.55		
	B port	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 12 mA			0.8		0.8		
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1	μA	
	A or B ports	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±20		±20		
I <sub>OZPU</sub>	V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 V to 2.7 V, $\overline{OE} = X$			±50		±50	±50	μA	
I <sub>OZPD</sub>	V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 V to 2.7 V, $\overline{OE} = X$			±50		±50	±50	μA	
I <sub>OZH</sub> ‡	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, $\overline{OE} \geq 2$ V			10		10	10	μA	
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, $\overline{OE} \geq 2$ V			-10		-10	-10	μA	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100			±100	μA	
I <sub>CEX</sub>	Outputs high	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V			50		50	μA	
I <sub>O</sub> §	A port	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V		-50	-100	-180	-50	-180	mA
	B port			-25	-55	-100	-25	-100	
I <sub>CC</sub>	A or B ports	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND							mA
		Outputs high			3		3	3	
		Outputs low			36		36	36	
	Outputs disabled			3		3	3		
ΔI <sub>CC</sub> ¶	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			50		50	50	μA	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			3			pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			9			pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



**SN54ABT162601, SN74ABT162601**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS247B - AUGUST 1992 - REVISED JULY 1994

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

		SN54ABT162601		SN74ABT162601		UNIT
		MIN	MAX	MIN	MAX	
$f_{clock}$	Clock frequency	0	150	0	150	MHz
$t_w$	Pulse duration	LEAB or LEBA high		2.5		ns
		CLKAB or CLKBA high or low		3		
$t_{su}$	Setup time	A before CLKAB↑ or B before CLKBA↑		4.3		ns
		A before LEAB↓ or B before LEBA↓	CLK high	2.5		
			CLK low	1		
		CLKEN before CLK↑		2.7		
$t_h$	Hold time	A after CLKAB↑ or B after CLKBA↑		0		ns
		A after LEAB↓ or B after LEBA↓		0.5		
		CLKEN after CLK↑		0		

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT162601		SN74ABT162601		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			150			150		150		MHz
$t_{PLH}$	A	B	1.5	2.8	4	1.5	5.1	1.5	4.8	ns
$t_{PHL}$			2	3.7	5.2	2	6.1	2	5.7	
$t_{PLH}$	B	A	1	2.5	3.6	1	4.2	1	4	ns
$t_{PHL}$			2	3.3	4.5	2	5.1	2	4.9	
$t_{PLH}$	LEBA	A	2	3.3	4.5	2	5.6	2	5	ns
$t_{PHL}$			2	3.6	4.7	2	5.7	2	5	
$t_{PLH}$	LEAB	B	2	3.4	4.8	2	6.1	2	5.6	ns
$t_{PHL}$			2	3.8	5.2	2	6.4	2	5.9	
$t_{PLH}$	CLKBA	A	1.5	3.1	4.7	1.5	5.4	1.5	5.3	ns
$t_{PHL}$			1.5	3.1	4.3	1.5	5.2	1.5	5	
$t_{PLH}$	CLKAB	B	1.5	3.3	4.7	1.5	6	1.5	5.5	ns
$t_{PHL}$			1.5	3.5	4.8	1.5	5.8	1.5	5.3	
$t_{PZH}$	$\overline{OE}BA$	A	2	3.5	4.6	2	5.3	2	5.1	ns
$t_{PZL}$			2	3.7	4.7	2	5.6	2	5.4	
$t_{PZH}$	$\overline{OE}AB$	B	2	3.8	5.3	2	6.6	2	6.1	ns
$t_{PZL}$			2	3.6	5.1	2	6.2	2	5.7	
$t_{PHZ}$	$\overline{OE}BA$	A	2	3.6	5.4	2	6.6	2	6.2	ns
$t_{PLZ}$			1.5	3.2	4.7	1.5	5.8	1.5	5.4	
$t_{PHZ}$	$\overline{OE}AB$	B	2	3.4	4.8	2	5.6	2	5.4	ns
$t_{PLZ}$			1.5	3.2	4.5	1.5	5.7	1.5	5.2	


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54ABT162601, SN74ABT162601  
 18-BIT UNIVERSAL BUS TRANSCEIVERS  
 WITH 3-STATE OUTPUTS


SCBS247B - AUGUST 1992 - REVISED JULY 1994

PARAMETER MEASUREMENT INFORMATION




TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open


LOAD CIRCUIT FOR OUTPUTS




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN54ABT162823, SN74ABT162823 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS473 - JUNE 1994

- Output Ports Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II B™* BICMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description

These 18-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.


The 'ABT162823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable ( $\overline{\text{CLKEN}}$ ) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking  $\overline{\text{CLKEN}}$  high disables the clock buffer, thus latching the outputs. Taking the clear ( $\overline{\text{CLR}}$ ) input low causes the Q outputs to go low independently of the clock.

A buffered output-enable ( $\overline{\text{OE}}$ ) input can be used to place the nine outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.  $\overline{\text{OE}}$  does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include 25-Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54ABT162823 . . . WD PACKAGE  
SN74ABT162823 . . . DL PACKAGE  
(TOP VIEW)



PRODUCT PREVIEW

Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

**SN54ABT162823, SN74ABT162823**  
**18-BIT BUS-INTERFACE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS473 - JUNE 1994

**description (continued)**

The SN74ABT162823 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT162823 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ABT162823 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE**  
(each 9-bit flip-flop)


INPUTS					OUTPUT
OE	CLR	CKEN	CLK	D	Q
L	L	X	X	X	L
L	H	L	↑	H	H
L	H	L	↑	L	L
L	H	L	L	X	Q <sub>0</sub>
L	H	H	X	X	Q <sub>0</sub>
H	X	X	X	X	Z

PRODUCT PREVIEW

SN54ABT162823, SN74ABT162823  
 18-BIT BUS-INTERFACE FLIP-FLOPS  
 WITH 3-STATE OUTPUTS

SCBS473 - JUNE 1994

logic symbol†





† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

**SN54ABT162823, SN74ABT162823**  
**18-BIT BUS-INTERFACE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS473 - JUNE 1994

logic diagram (positive logic)



PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54ABT162823, SN74ABT162823**  
**18-BIT BUS-INTERFACE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS473 – JUNE 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	–0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	–0.5 V to 5.5 V
Current into any output in the low state, $I_O$ .....	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	–18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package .....	1.4 W
Storage temperature range .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 3)**

		SN54ABT162823		SN74ABT162823		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage	0.8		0.8		V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current	–12		–12		mA
$I_{OL}$	Low-level output current	12		12		mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		ns/V
$T_A$	Operating free-air temperature	–55	125	–40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

**PRODUCT PREVIEW**





**SN54ABT162823, SN74ABT162823**  
**18-BIT BUS-INTERFACE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS473 - JUNE 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C		SN54ABT162823		SN74ABT162823		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN		MAX
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -1 mA	3.35			3.35	3.35		V	
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -1 mA	3.85			3.85	3.85			
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -3 mA	3.1			3.1	3.1		
I <sub>OH</sub> = -12 mA		2.6*				2.6			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 8 mA	0.4	0.8	0.8	0.65		V	
		I <sub>OL</sub> = 12 mA				0.8			
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1		±1	±1		μA	
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V		10		10	10		μA	
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V		-10		-10	-10		μA	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V		±100			±100		μA	
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high		50	50	50		μA	
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-25	-55	-100	-25	-100	-25	-100	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		2	2	2		mA	
		Outputs low		30	30	30			
		Outputs disabled		2	2	2			
ΔI <sub>CC</sub> §	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Data inputs	Outputs enabled		50	50	50	μA	
			Outputs disabled		50	50	50		
		Control inputs		50	50	50			
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V		3					pF	
C <sub>o</sub>	V <sub>O</sub> = 2.5 V or 0.5 V		8					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT162823		SN74ABT162823		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	150	0	150	0	150	MHz
t <sub>w</sub>	Pulse duration	CLR low						ns
		CLK high or low						
t <sub>su</sub>	Setup time before CLK↑	CLR inactive						ns
		Data						
		CLKEN low						
t <sub>h</sub>	Hold time after CLK↑	Data						ns
		CLKEN low						

PRODUCT PREVIEW



**SN54ABT162823, SN74ABT162823**  
**18-BIT BUS-INTERFACE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS473 - JUNE 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C		SN54ABT162823		SN74ABT162823		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			150		150		150		MHz
$t_{PLH}$	CLK	Q							ns
$t_{PHL}$									
$t_{PHL}$	CLR	Q							ns
$t_{PZH}$	OE	Q							ns
$t_{PZL}$									
$t_{PHZ}$	OE	Q							ns
$t_{PLZ}$									


**PRODUCT PREVIEW**



**SN54ABT162823, SN74ABT162823**  
**18-BIT BUS-INTERFACE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**


SCBS473 - JUNE 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**



**SN54ABT162825, SN74ABT162825**  
**18-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS474 – JUNE 1994

- Output Ports Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (–32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

**description**

The 'ABT162825 are 18-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as two 9-bit buffers or one 18-bit buffer. They provide true data.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( $\overline{OE1}$  or  $\overline{OE2}$ ) input is high, all nine affected outputs are in the high-impedance state.


The outputs, which are designed to source or sink up to 12 mA, include 25-Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT162825 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT162825 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT162825 is characterized for operation from –40°C to 85°C.

SN54ABT162825 . . . WD PACKAGE  
 SN74ABT162825 . . . DL PACKAGE  
 (TOP VIEW)



**PRODUCT PREVIEW**

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1994, Texas Instruments Incorporated


**SN54ABT162825, SN74ABT162825**  
**18-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS474 - JUNE 1994


**FUNCTION TABLE**  
 (each 9-bit buffer)

INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

**logic symbol†**



**logic diagram (positive logic)**



**PRODUCT PREVIEW**

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



**SN54ABT162825, SN74ABT162825**  
**18-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS474 - JUNE 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ .....	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.  
 For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 3)**

		SN54ABT162825		SN74ABT162825		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage	0.8		0.8		V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current	-12		-12		mA
$I_{OL}$	Low-level output current	12		12		mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

**PRODUCT PREVIEW**



**SN54ABT162825, SN74ABT162825**  
**18-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS474 - JUNE 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT162825		SN74ABT162825		UNIT
		MIN	TYPT†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -1 mA	3.35			3.35		3.35		V
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -1 mA	3.85			3.85		3.85		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -3 mA	3.1			3.1		3.1	
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 8 mA	0.4	0.8		0.8		0.65	V
		I <sub>OL</sub> = 12 mA						0.8	
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μA
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			10		10		10	μA
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-10		-10		-10	μA
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V, Outputs high			50		50		50	μA
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-25	-55	-100	-25	-100	-25	-100	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high			2		2		mA
		Outputs low			30		30		
		Outputs disabled			2		2		
ΔI <sub>CC</sub> §	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Data inputs	Outputs enabled			50		50	μA
			Outputs disabled			50		50	
		Control inputs			50		50		
C <sub>i</sub>	V <sub>I</sub> = 2.5 V or 0.5 V			3					pF
C <sub>O</sub>	V <sub>O</sub> = 2.5 V or 0.5 V			8					pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.


§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

**PRODUCT PREVIEW**




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES  
 INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES  
 LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW





**SN54ABT162827, SN74ABT162827**  
**20-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS248A – JULY 1993 – REVISED JULY 1994

- Output Ports Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required
- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-II B™* BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

**description**

The 'ABT162827 are noninverting 20-bit buffers composed of two 10-bit buffers with separate output-enable signals. For either 10-bit buffer, the two output-enable ( $1\overline{OE}1$  and  $1\overline{OE}2$  or  $2\overline{OE}1$  and  $2\overline{OE}2$ ) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer are in the high-impedance state.


The outputs, which are designed to source or sink up to 12 mA, include 25-Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT162827 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT162827 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT162827 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT162827 . . . WD PACKAGE  
 SN74ABT162827 . . . DL PACKAGE  
 (TOP VIEW)



**PRODUCT PREVIEW**

Widebus and EPIC-II B are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1994, Texas Instruments Incorporated


**SN54ABT162827, SN74ABT162827**  
**20-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS248A - JULY 1993 - REVISED JULY 1994


**FUNCTION TABLE**  
 (each 10-bit buffer)

INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

**logic symbol**



**logic diagram (positive logic)**



**PRODUCT PREVIEW**

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



**SN54ABT162827, SN74ABT162827**  
**20-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS248A – JULY 1993 – REVISED JULY 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ .....	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DL package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 3)**

		SN54ABT162827		SN74ABT162827		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-12		-12	mA
$I_{OL}$	Low-level output current		12		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.

**PRODUCT PREVIEW**



**SN54ABT162827, SN74ABT162827**  
**20-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS248A - JULY 1993 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C		SN54ABT162827		SN74ABT162827		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN		MAX
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -1 mA	3.35			3.3		3.35	V	
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -1 mA	3.85			3.8		3.85		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -3 mA	3.1			3			3.1
I <sub>OH</sub> = -12 mA		2.6*					2.6		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 8 mA		0.4	0.8		0.65	V	
		I <sub>OL</sub> = 12 mA					0.8		
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		μA	
I <sub>OZH</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			50		50		μA	
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-50		-50		μA	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				μA	
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high		50		50		μA	
I <sub>O</sub> §	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		2		2		2	mA
		Outputs low		32		32		32	
		Outputs disabled		2		2		2	
ΔI <sub>CC</sub> ¶	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Data inputs	Outputs enabled		1		1.5		mA
			Outputs disabled		0.05		1		
		Control inputs				1.5		1.5	
C <sub>I</sub>	V <sub>I</sub> = 2.5 V or 0.5 V							pF	
C <sub>O</sub>	V <sub>O</sub> = 2.5 V or 0.5 V							pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW



<b>General Information</b>	<b>1</b>
<b>ABT Octals</b>	<b>2</b>
<b>ABT Widebus™</b>	<b>3</b>
<b>ABTE/ETL Widebus™</b>	<b>4</b>
<b>ABT Widebus+™</b>	<b>5</b>
<b>ABT Memory Drivers</b>	<b>6</b>
<b>Futurebus+/BTL Transceivers</b>	<b>7</b>
<b>IEEE 1149.1 (JTAG) Boundary-Scan Logic</b>	<b>8</b>
<b>LVT Octals</b>	<b>9</b>
<b>LVT Widebus™</b>	<b>10</b>
<b>LVT Memory Drivers</b>	<b>11</b>
<b>GTL Widebus™</b>	<b>12</b>
<b>Application Notes and Articles</b>	<b>13</b>
<b>Characterization Information</b>	<b>14</b>
<b>Mechanical Data</b>	<b>15</b>

# Contents


		Page
'FB1650	18-Bit TTL/BTL Universal Storage Transceivers .....	7-3
'FB1651	17-Bit TTL/BTL Universal Storage Transceivers .....	7-11
'FB2031	9-Bit TTL/BTL Address/Data Transceivers .....	7-19
'FB2032	9-Bit TTL/BTL Competition Transceivers .....	7-27
'FB2033	8-Bit TTL/BTL Registered Transceivers .....	7-35
'FB2040	8-Bit TTL/BTL Transceivers .....	7-47
'FB2041	7-Bit TTL/BTL Transceivers .....	7-53

# SN54FB1650, SN74FB1650 18-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVERS

SCBS178C – AUGUST 1992 – REVISED JULY 1994

- Compatible With IEEE 1194.1-1991 (BTL) and IEEE 896.2-1991 (Futurebus+) Standards
- TTL A Port, Backplane Transceiver Logic B Port
- Open-Collector  $\bar{B}$ -Port Outputs Sink 100 mA
- Isolated Logic-Ground and Bus-Ground Pins Reduce Noise
- $\bar{B}$ -Port Biasing Network Preconditions the Connector and PC Trace to the Backplane Transceiver Logic High-Level Voltage
- TTL Input Structures Incorporate Active Clamping and Bus-Hold Networks
- Package Options Include High-Power Shrink Quad Flat (PCA) Package With 0.5-mm Pin Pitch and Ceramic Quad Flat (HQA) Package

SN54FB1650 . . . HQA PACKAGE  
SN74FB1650 . . . PCA PACKAGE  
(TOP VIEW)



NC – No internal connection

PRODUCT PREVIEW

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated



# SN54FB1650, SN74FB1650 18-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVERS

SCBS178C – AUGUST 1992 – REVISED JULY 1994

## description

The 'FB1650 contains two 9-bit transceivers designed to translate signals between TTL and backplane transceiver logic (BTL) environments. They are specifically designed to be compatible with IEEE 1194.1-1 (BTL) and IEEE 896.2-1991 (Futurebus+) standards.

The  $\bar{B}$  port operates at BTL signal levels. The open-collector  $\bar{B}$  ports are specified to sink 100 mA. Two output enables, OEB and  $\overline{OEB}$ , are provided for the  $\bar{B}$  outputs. When OEB is low,  $\overline{OEB}$  is high, or  $V_{CC}$  is typically less than 2.5 V, the  $\bar{B}$  port is turned off.

The A port operates at TTL signal levels. The A outputs reflect the inverse of the data at the  $\bar{B}$  port when the A-port output enable, OEA, is high. When OEA is low or when  $V_{CC}$  is typically less than 2.5 V, the A outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating TTL inputs at a valid logic state.

BIAS  $V_{CC}$  establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when  $V_{CC}$  is not connected.

BG  $V_{CC}$  and BG GND are the supply inputs for the bias generator.

The SN54FB1650 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74FB1650 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

### Function Tables

#### TRANSCEIVER

INPUTS				FUNCTION
$\overline{OEA}$	OEA	OEB	$\overline{OEB}$	
X	X	H	L	$\bar{A}$ data to B bus
L	H	X	X	$\bar{B}$ data to A bus
L	H	H	L	$\bar{A}$ data to B bus, $\bar{B}$ data to A bus
X	X	L	X	B-bus isolation
X	X	X	H	
H	X	X	X	A-bus isolation
X	L	X	X	

#### STORAGE MODE


INPUTS		FUNCTION
LE	CLK	
H	X	Transparent
L	$\uparrow$	Store data
L	L	Storage

PRODUCT PREVIEW

# SN54FB1650, SN74FB1650 18-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVERS

SCBS178C – AUGUST 1992 – REVISED JULY 1994

## functional block diagram



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ , BIAS $V_{CC}$ , BG $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ : except $\bar{B}$ port .....	-1.2 V to 7 V
$\bar{B}$ port .....	-1.2 V to 3.5 V
Input current range (except $\bar{B}$ port) .....	-40 mA to 5 mA
Voltage range applied to any $\bar{B}$ output in the disabled or power-off state .....	-0.5 V to 5.5 V
Voltage range applied to any output in the high state .....	-0.5 V to $V_{CC}$
Current applied to any single output in the low state: A port .....	48 mA
B port .....	200 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 1): PCA package .....	1.8 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

PRODUCT PREVIEW

# SN54FB1650, SN74FB1650 18-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVERS

SCBS178C – AUGUST 1992 – REVISED JULY 1994

## recommended operating conditions (see Note 2)

		SN54FB1650			SN74FB1650			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
$V_{CC}, \bar{B} V_{CC}$	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
BIAS $V_{CC}$	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
$V_{IH}$	High-level input voltage	$\bar{B}$ port		1.62	2.3		1.62	V	
		Except $\bar{B}$ port		2		2			
$V_{IL}$	Low-level input voltage	$\bar{B}$ port		0.75	1.47		0.75	V	
		Except $\bar{B}$ port		0.8		0.8			
$I_{IK}$	Input clamp current	-18			-18			mA	
$I_{OH}$	High-level output current	A port		-3			-3	mA	
$I_{OL}$	Low-level output current	A port		24			24	mA	
		$\bar{B}$ port		100			100		
$T_A$	Operating free-air temperature	-55		125		-40		85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

## electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		SN54FB1650		SN74FB1650		UNIT
				MIN	TYP†	MAX	MIN	
$V_{IK}$		$V_{CC} = 4.5\text{ V}$ ,	$I_I = -18\text{ mA}$	-1.2		-1.2		V
$V_{OH}$	AO port	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -1\text{ mA}$					V
			$I_{OH} = -3\text{ mA}$	2.5	3.3	2.5	3.3	
$V_{OL}$	AO port	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 24\text{ mA}$	0.35	0.5	0.35	0.5	V
	$\bar{B}$ port		$I_{OL} = 80\text{ mA}$	0.75	1.1	0.75	1.1	
			$I_{OL} = 100\text{ mA}$	1.15		1.15		
$I_I$	Except $\bar{B}$ port	$V_{CC} = 5.5\text{ V}$ ,	$V_I = 5.5\text{ V}$	50		50		μA
$I_{IH}^\ddagger$	Except $\bar{B}$ port	$V_{CC} = 5.5\text{ V}$ ,	$V_I = 2.7\text{ V}$	50		50		μA
$I_{IL}^\ddagger$	Except $\bar{B}$ port	$V_{CC} = 5.5\text{ V}$ ,	$V_I = 0.5\text{ V}$	-50		-50		μA
	$\bar{B}$ port	$V_{CC} = 5.5\text{ V}$ ,	$V_I = 0.75\text{ V}$	-100		-100		
$I_{OZH}$	AO port	$V_{CC} = 5.5\text{ V}$ ,	$V_O = 2.7\text{ V}$	50		50		μA
$I_{OZL}$	AO port	$V_{CC} = 5.5\text{ V}$ ,	$V_O = 0.5\text{ V}$	-50		-50		μA
$I_{OH}$	$\bar{B}$ port	$V_{CC} = 0\text{ to }5.5\text{ V}$ ,	$V_O = 2.1\text{ V}$	100		100		μA
$I_{OS}^\S$	A port	$V_{CC} = 5.5\text{ V}$ ,	$V_O = 0$	-30	-150	-30	-150	mA
$I_{CC}$	A port to $\bar{B}$ port	$V_{CC} = 5.5\text{ V}$ ,	$I_O = 0$	25		25		mA
	$\bar{B}$ port to A port			60		60		
	Outputs disabled							
$C_i$		$V_I = V_{CC}\text{ or GND}$		5		5		pF
$C_o$	A port	$V_O = V_{CC}\text{ or GND}$						pF
$C_{io}$	$\bar{B}$ port per P1194.0	$V_{CC} = 0\text{ to }4.5\text{ V}$		6		6		pF
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$		5		5		

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For I/O ports, the parameters  $I_{IH}$  and  $I_{IL}$  include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54FB1650, SN74FB1650 18-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVERS

SCBS178C – AUGUST 1992 – REVISED JULY 1994

## live-insertion specifications over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS		SN54FB1650		SN74FB1650		UNIT
			MIN	MAX	MIN	MAX	
$I_{CC}$ (BIAS $V_{CC}$ )	$V_{CC} = 0$ to 4.5 V	$V_B = 0$ to 2 V, $V_I$ (BIAS $V_{CC}$ ) = 4.5 V to 5.5 V	450		450		$\mu A$
	$V_{CC} = 4.5$ V to 5.5 V		10		10		
$V_O$	$\bar{B}$ port	$V_{CC} = 0$ , $V_I$ (BIAS $V_{CC}$ ) = 4.5 V to 5.5 V	1.62	2.1	1.62	2.1	V
$I_O$	$\bar{B}$ port	$V_{CC} = 0$ , $V_B = 1$ V, $V_I$ (BIAS $V_{CC}$ ) = 4.5 V to 5.5 V	-1		-1		$\mu A$
		$V_{CC} = 0$ to 5.5 V, $OEB = 0$ to 0.8 V	100		100		
		$V_{CC} = 0$ to 2.2 V, $OEB = 0$ to 5 V	100		100		

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			SN54FB1650		SN74FB1650		UNIT
			MIN	MAX	MIN	MAX	
$f_{clock}$	Clock frequency						MHz
$t_w$	Pulse duration	LE high					ns
		CLK high or low					
$t_{su}$	Setup time	AI or $\bar{B}$ before LE	2		2		ns
		AI or $\bar{B}$ before CLK $\uparrow$	2		2		
$t_h$	Hold time	AI or $\bar{B}$ after LE	1		1		ns
		AI or $\bar{B}$ after CLK $\uparrow$	1		1		

PRODUCT PREVIEW



# SN54FB1650, SN74FB1650 18-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVERS

SCBS178C – AUGUST 1992 – REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54FB1650			SN74FB1650			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
t <sub>PLH</sub>	AI	$\bar{B}$	5			5			ns
t <sub>PHL</sub>			5			5			
t <sub>PLH</sub>	LEAB	$\bar{B}$	6			6			ns
t <sub>PHL</sub>			6			6			
t <sub>PLH</sub>	CLKAB	$\bar{B}$	6			6			ns
t <sub>PHL</sub>			6			6			
t <sub>PLH</sub>	LEBA	AO	6			6			ns
t <sub>PHL</sub>			6			6			
t <sub>PLH</sub>	CLKBA	AO	6			6			ns
t <sub>PHL</sub>			6			6			
t <sub>PLH</sub>	$\bar{B}$	AO	5			5			ns
t <sub>PHL</sub>			5			5			
t <sub>PLH</sub>	OEB or $\overline{OEB}$	$\bar{B}$	5			5			ns
t <sub>PHL</sub>			5			5			
t <sub>PZH</sub>	OEA or $\overline{OEA}$	AO	5			5			ns
t <sub>PZL</sub>			5			5			
t <sub>PHZ</sub>	OEA or $\overline{OEA}$	AO	5			5			ns
t <sub>PLZ</sub>			5			5			
t <sub>sk(p)‡</sub>	Skew for any single channel   t <sub>PHL</sub> - t <sub>PLH</sub>		AI to $\bar{B}$ or $\bar{B}$ to AO			0.5			ns
t <sub>sk(o)‡</sub>	Skew between drivers in the same package		AI to $\bar{B}$ or $\bar{B}$ to AO			1			ns
t <sub>t</sub>	Transition time, $\bar{B}$ outputs (1.3 V to 1.8 V)		1	2	3	1	2	3	ns
	Transition time, AO outputs (10% to 90%)								
t <sub>PR</sub>	$\bar{B}$ -port input pulse rejection		1			1			ns


† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ Skew values are applicable for through mode only.

PRODUCT PREVIEW








PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR A OUTPUTS

LOAD CIRCUIT FOR B OUTPUTS



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: TTL inputs – PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns. BTL inputs – PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms




# SN54FB1651, SN74FB1651 17-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVERS WITH BUFFERED CLOCK LINES

SCBS177B – OCTOBER 1993 – REVISED JULY 1994

- Compatible With IEEE 1194.1-1991 (BTL) and IEEE 896.2-1991 (Futurebus+) Standards
- TTL A Port, Backplane Transceiver Logic  $\bar{B}$  Port
- Open-Collector  $\bar{B}$ -Port Outputs Sink 100 mA
- Isolated Logic-Ground and Bus-Ground Pins Reduce Noise
- $\bar{B}$ -Port Biasing Network Preconditions the Connector and PC Trace to the Backplane Transceiver Logic High-Level Voltage
- TTL-Input Structures Incorporate Active Clamping and Bus-Hold Networks
- Package Options Include High-Power Shrink Quad Flat (PCA) Package With 0.5-mm Pin Pitch and Ceramic Quad Flat (HQA) Package

SN54FB1651 ... HQA PACKAGE  
SN74FB1651 ... PCA PACKAGE  
(TOP VIEW)



NC – No internal connection

PRODUCT PREVIEW

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated



**SN54FB1651, SN74FB1651**  
**17-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVERS**  
**WITH BUFFERED CLOCK LINES**

SCBS177B – OCTOBER 1993 – REVISED JULY 1994

**description**

The 'FB1651 contains an 8-bit and a 9-bit transceiver with a buffered clock. The clock and the transceivers are designed to translate signals between TTL and backplane transceiver logic (BTL) environments. They are specifically designed to be compatible with IEEE 1194.1-1 (BTL) and IEEE 896.2-1991 (Futurebus+) standards.

The  $\bar{B}$  port operates at BTL signal levels. The open-collector  $\bar{B}$  ports are specified to sink 100 mA. Two output enables, OEB and  $\bar{OEB}$ , are provided for the  $\bar{B}$  outputs. When OEB is low,  $\bar{OEB}$  is high, or  $V_{CC}$  is typically less than 2.5 V, the  $\bar{B}$  port is turned off.

The A port operates at TTL signal levels. The A outputs reflect the inverse of the data at the  $\bar{B}$  port when the A-port output enable, OEA, is high. When OEA is low or when  $V_{CC}$  is typically less than 2.5 V, the A outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating TTL inputs at a valid logic state.

BIAS  $V_{CC}$  establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when  $V_{CC}$  is not connected.

BG  $V_{CC}$  and BG GND are the supply inputs for the bias generator.

The SN54FB1651 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74FB1651 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**Function Tables**

**TRANSCEIVER**

INPUTS				FUNCTION
$\bar{OEA}$	OEA	OEB	$\bar{OEB}$	
X	X	H	L	$\bar{A}$ data to B bus
L	H	X	X	$\bar{B}$ data to A bus
L	H	H	L	$\bar{A}$ data to B bus, $\bar{B}$ data to A bus
X	X	L	X	B-bus isolation
X	X	X	H	
H	X	X	X	A-bus isolation
X	L	X	X	

**STORAGE MODE**


INPUTS		FUNCTION
LE	CLK	
H	X	Transparent
L	$\uparrow$	Store data
L	L	Storage

PRODUCT PREVIEW



**SN54FB1651, SN74FB1651**  
**17-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVERS**  
**WITH BUFFERED CLOCK LINES**  
SCBS177B - OCTOBER 1993 - REVISED JULY 1994

functional block diagram




PRODUCT PREVIEW

**SN54FB1651, SN74FB1651**  
**17-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVERS**  
**WITH BUFFERED CLOCK LINES**

SCBS177B - OCTOBER 1993 - REVISED JULY 1994

**functional block diagram (continued)**



PRODUCT PREVIEW



**SN54FB1651, SN74FB1651**  
**17-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVERS**  
**WITH BUFFERED CLOCK LINES**

SCBS177B – OCTOBER 1993 – REVISED JULY 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ , BIAS $V_{CC}$ , BG $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ : except $\bar{B}$ port .....	-1.2 V to 7 V
$\bar{B}$ port .....	-1.2 V to 3.5 V
Input current range (except $\bar{B}$ port) .....	-40 mA to 5 mA
Voltage range applied to any $\bar{B}$ output in the disabled or power-off state .....	-0.5 V to 5.5 V
Voltage range applied to any output in the high state .....	-0.5 V to $V_{CC}$
Current applied to any single output in the low state: A port .....	48 mA
$\bar{B}$ port .....	200 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 1): PCA package .....	1.8 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 2)**

		SN54FB1651			SN74FB1651			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$ , BG $V_{CC}$	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
BIAS $V_{CC}$	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	$\bar{B}$ port		1.62	2.3	1.62	2.3	V
		Except $\bar{B}$ port		2		2		
$V_{IL}$	Low-level input voltage	$\bar{B}$ port		0.75	1.47	0.75	1.47	V
		Except $\bar{B}$ port		0.8		0.8		
$I_{IK}$	Input clamp current				-18			mA
$I_{OH}$	High-level output current	A port					-3	mA
		$\bar{B}$ port					24	mA
$I_{OL}$	Low-level output current	A port					24	mA
		$\bar{B}$ port					100	
$T_A$	Operating free-air temperature	-55	125		-40	85		°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

**PRODUCT PREVIEW**



**SN54FB1651, SN74FB1651**  
**17-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVERS**  
**WITH BUFFERED CLOCK LINES**

SCBS177B – OCTOBER 1993 – REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range**

PARAMETER		TEST CONDITIONS		SN54FB1651		SN74FB1651		UNIT
				MIN	TYP†	MAX	MIN	
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA		-1.2		-1.2		V
V <sub>OH</sub>	AO port	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -1 mA					V
			I <sub>OH</sub> = -3 mA	2.5	3.3	2.5	3.3	
V <sub>OL</sub>	AO port	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 24 mA	0.35	0.5	0.35	0.5	V
	B̄ port	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 80 mA	0.75	1.1	0.75	1.1	
			I <sub>OL</sub> = 100 mA	1.15		1.15		
I <sub>I</sub>	Except B̄ port	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V	50		50		μA
I <sub>IH</sub> ‡	Except B̄ port	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V	50		50		μA
I <sub>IL</sub> ‡	Except B̄ port	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.5 V	-50		-50		μA
	B̄ port	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.75 V	-100		-100		
I <sub>OZH</sub>	AO port	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V	50		50		μA
I <sub>OZL</sub>	AO port	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V	-50		-50		μA
I <sub>OH</sub>	B̄ port	V <sub>CC</sub> = 0 to 5.5 V,	V <sub>O</sub> = 2.1 V	100		100		μA
I <sub>OS</sub> §	A port	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-30	-150	-30	-150	mA
I <sub>CC</sub>	A port to B̄ port	V <sub>CC</sub> = 5.5 V,	I <sub>O</sub> = 0	25		25		mA
	B̄ port to A port			60		60		
	Outputs disabled							
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND		5		5		pF
C <sub>o</sub>	A port	V <sub>O</sub> = V <sub>CC</sub> or GND						pF
C <sub>io</sub>	B̄ port per P1194.0	V <sub>CC</sub> = 0 to 4.5 V		6		6		pF
		V <sub>CC</sub> = 4.5 V to 5.5 V		5		5		

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

**live-insertion specifications over recommended operating free-air temperature range**

PARAMETER		TEST CONDITIONS		SN54FB1651		SN74FB1651		UNIT
				MIN	MAX	MIN	MAX	
I <sub>CC</sub> (BIAS V <sub>CC</sub> )		V <sub>CC</sub> = 0 to 4.5 V,	V <sub>B</sub> = 0 to 2 V, V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 4.5 V to 5.5 V	450		450		μA
		V <sub>CC</sub> = 4.5 V to 5.5 V		10		10		
V <sub>O</sub>	B̄ port	V <sub>CC</sub> = 0,	V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 4.5 V to 5.5 V	1.62	2.1	1.62	2.1	V
I <sub>O</sub>	B̄ port	V <sub>CC</sub> = 0,	V <sub>B</sub> = 1 V, V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 4.5 V to 5.5 V	-1		-1		μA
		V <sub>CC</sub> = 0 to 5.5 V,	OEB = 0 to 0.8 V	100		100		
		V <sub>CC</sub> = 0 to 2.2 V,	OEB = 0 to 5 V	100		100		

PRODUCT PREVIEW



# SN54FB1651, SN74FB1651 17-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVERS WITH BUFFERED CLOCK LINES

SCBS177B - OCTOBER 1993 - REVISED JULY 1994

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

		SN54FB1651		SN74FB1651		UNIT
		MIN	MAX	MIN	MAX	
$f_{\text{clock}}$	Clock frequency					MHz
$t_w$	Pulse duration	LE high				ns
		CLK high or low				
$t_{\text{su}}$	Setup time	AI or $\bar{B}$ before LE		2	2	ns
		AI or $\bar{B}$ before CLK $\uparrow$		2	2	
$t_h$	Hold time	AI or $\bar{B}$ after LE		1	1	ns
		AI or $\bar{B}$ after CLK $\uparrow$		1	1	

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54FB1651			SN74FB1651			UNIT
			MIN	TYPT	MAX	MIN	TYPT	MAX	
$t_{\text{PLH}}$	AI	$\bar{B}$			5			5	ns
$t_{\text{PHL}}$					5			5	
$t_{\text{PLH}}$	LEAB	$\bar{B}$			6			6	ns
$t_{\text{PHL}}$					6			6	
$t_{\text{PLH}}$	CLKAB	$\bar{B}$	2.4		6.5	2.4		6.5	ns
$t_{\text{PHL}}$					2.2		6.5	2.2	
$t_{\text{PLH}}$	2CLKAB	$2\bar{\text{CLKAB}}$	3.9		10.2	3.9		10.2	ns
$t_{\text{PHL}}$					3.8		10.1	3.8	
$t_{\text{PLH}}$	LEBA	AO			6			6	ns
$t_{\text{PHL}}$					6			6	
$t_{\text{PLH}}$	CLKBA	AO			6			6	ns
$t_{\text{PHL}}$					6			6	
$t_{\text{PLH}}$	$\bar{B}$	AO			5			5	ns
$t_{\text{PHL}}$					5			5	
$t_{\text{PLH}}$	2CLKAB	2CLK'	4.3		12.7	4.3		12.7	ns
$t_{\text{PHL}}$					4.5		12.4	4.5	
$t_{\text{PLH}}$	OEB or $\bar{\text{OEB}}$	$\bar{B}$			5			5	ns
$t_{\text{PHL}}$					5			5	
$t_{\text{PZH}}$	OEA or $\bar{\text{OEA}}$	AO			5			5	ns
$t_{\text{PZL}}$					5			5	
$t_{\text{PHZ}}$	OEA or $\bar{\text{OEA}}$	AO			5			5	ns
$t_{\text{PLZ}}$					5			5	
$t_{\text{sk}(p)}^{\ddagger}$	Skew for any single channel $ t_{\text{PHL}} - t_{\text{PLH}} $		0.5			0.5			ns
$t_{\text{sk}(o)}^{\ddagger}$	Skew between drivers in the same package		1			1			ns
$t_t$	Transition time, $\bar{B}$ outputs (1.3 V to 1.8 V)		1	2	3	1	2	3	ns
	Transition time, AO outputs (10% to 90%)								
$t_{\text{PR}}$	$\bar{B}$ -port input pulse rejection		1			1			ns

$\dagger$  All typical values are at  $V_{\text{CC}} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

$\ddagger$  Skew values are applicable for through mode only.


PRODUCT PREVIEW



# SN54FB1651, SN74FB1651 17-BIT TTL/BTL UNIVERSAL STORAGE TRANSCEIVERS WITH BUFFERED CLOCK LINES






SCBS177B - OCTOBER 1993 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR A OUTPUTS

LOAD CIRCUIT FOR B OUTPUTS



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: TTL inputs - PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns. BTL inputs - PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms


PRODUCT PREVIEW

# SN54FB2031, SN74FB2031 9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS


SCBS176B – NOVEMBER 1991 – REVISED JULY 1994

- Compatible With IEEE 1194.1-1991 (BTL) and IEEE 896.2-1991 (Futurebus+) Standards
- TTL A Port, Backplane Transceiver Logic  $\bar{B}$  Port
- Open-Collector  $\bar{B}$ -Port Outputs Sink 100 mA
- Minimum  $\bar{B}$ -Port Edge Rate = 2 ns
- Isolated Logic-Ground and Bus-Ground Pins Reduce Noise
- BIAS  $V_{CC}$  Pin Minimizes Signal Distortion During Live Insertion/Withdrawal
- $\bar{B}$ -Port Biasing Network Preconditions the Connector and PC Trace to the Backplane Transceiver Logic High-Level Voltage
- TTL-Input Structures Incorporate Active Clamping Networks to Aid in Line Termination
- Package Options Include Plastic Quad Flat Flat (RC) Package and Ceramic Flat (WD) Package

SN54FB2031 . . . WD PACKAGE  
(TOP VIEW)



SN74FB2031 . . . RC PACKAGE  
(TOP VIEW)



## description

The 'FB2031 are 9-bit transceivers designed to translate signals between TTL and backplane transceiver logic (BTL) environments. They are specifically designed to be compatible with IEEE 1194.1-1991 (BTL) and IEEE 896.2-1991 (Futurebus+) standards.

The  $\bar{B}$  port operates at BTL-signal levels. The open-collector  $\bar{B}$  ports are specified to sink 100 mA and have minimum output edge rates of 2 ns. Two output enables, OEB and  $\overline{OEB}$ , are provided for the  $\bar{B}$  outputs. When OEB is low,  $\overline{OEB}$  is high, or  $V_{CC}$  is typically less than 2.5 V, the  $\bar{B}$  port is turned off.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated



# SN54FB2031, SN74FB2031 9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS

SCBS176B – NOVEMBER 1991 – REVISED JULY 1994

## description (continued)

The A port operates at TTL-signal levels. The A outputs reflect the inverse of the data at the  $\bar{B}$  port when the A-port output enable, OEA, is high. When OEA is low or when  $V_{CC}$  is typically less than 2.5 V, the A outputs are in the high-impedance state.

Pins are allocated for the four-wire IEEE 1149.1 (JTAG) test bus, which will be implemented in a future version of the 'FB2031. Currently TMS and TCK are not connected and TDI is shorted to TDO.

BIAS  $V_{CC}$  establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when  $V_{CC}$  is not connected.

BG  $V_{CC}$  and BG GND are the supply inputs for the bias generator.

The SN54FB2031 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74FB2031 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

### Function Tables

#### TRANSCEIVER

INPUTS			FUNCTION
OEA	OEB	$\bar{OEB}$	
L	H	L	$\bar{A}$ data to B bus
H	L	X	$\bar{B}$ data to A bus
H	X	H	
H	H	L	$\bar{A}$ data to B bus, $\bar{B}$ data to A bus
L	L	X	Isolation
L	X	H	

#### STORAGE MODE

LCA, LCB	RESULT
0	Transparent
1	Latches latched
$\uparrow$	Flip-flops triggered


#### SELECT

SEL1	SEL0	MUX A $\rightarrow$ B	MUX B $\rightarrow$ A
0	0	Latch	Latch
0	1	Thru	Thru
1	0	Flip-flop	Flip-flop
1	1	Flip-flop	Latch

SN54FB2031, SN74FB2031  
9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS

SCBS176B - NOVEMBER 1991 - REVISED JULY 1994

functional block diagram



Pin numbers shown are for the RC package.

# SN54FB2031, SN74FB2031 9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS

SCBS176B – NOVEMBER 1991 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	-0.5 V to 7 V
Input voltage range, $V_I$ ; except $\overline{B}$ port	-1.2 V to 7 V
$\overline{B}$ port	-1.2 V to 3.5 V
Input current range (except $\overline{B}$ port)	-40 mA to 5 mA
Voltage range applied to any $\overline{B}$ output in the disabled or power-off state	-0.5 V to 5.5 V
Voltage range applied to any output in the high state	-0.5 V to $V_{CC}$
Current applied to any single output in the low state: A port	48 mA
$\overline{B}$ port	200 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 1): RC package	1.4 W
Storage temperature range	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 2)

		SN54FB2031			SN74FB2031			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$ , BIAS $V_{CC}$ , BG $V_{CC}$	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	$\overline{B}$ port		1.62*	2.3	1.62		V
		Except $\overline{B}$ port		2	2			
$V_{IL}$	Low-level input voltage	$\overline{B}$ port		0.75	1.47*	0.75		V
		Except $\overline{B}$ port			0.8	0.8		
$I_{IK}$	Input clamp current			-18		-18		mA
$I_{OH}$	High-level output current			-3		-3		mA
$I_{OL}$	Low-level output current	A port			24			mA
		$\overline{B}$ port			100	100		
$T_A$	Operating free-air temperature	-55	125	0	70			$^\circ\text{C}$

\* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not tested.

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

# SN54FB2031, SN74FB2031 9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS

SCBS176B – NOVEMBER 1991 – REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	SN54FB2031		SN74FB2031		UNIT
		MIN	TYP†	MAX	MIN	
V <sub>IK</sub>	$\bar{B}$ port	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA		-1.2		V
	Except $\bar{B}$ port	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -40 mA		-0.5		
V <sub>OH</sub>	A port	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA		2.5	3.3	V
V <sub>OL</sub>	A port	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 24 mA		0.35	0.5	V
	$\bar{B}$ port	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 80 mA		0.75	1.1	
I <sub>I</sub>	Except $\bar{B}$ port	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 5.5 V		50		μA
I <sub>IH</sub> ‡	Except $\bar{B}$ port	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V		50		μA
I <sub>IL</sub> ‡	Except $\bar{B}$ port	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.5 V		-50		μA
	$\bar{B}$ port	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.75 V		-100		
I <sub>OH</sub>	$\bar{B}$ port	V <sub>CC</sub> = 0 to 5.5 V, V <sub>O</sub> = 2.1 V		100		μA
I <sub>OS</sub> §	A port	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0		-30	-150	mA
I <sub>CC</sub>	A port to $\bar{B}$ port	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0		25	70	mA
	$\bar{B}$ port to A port			60	80	
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND		13		pF
C <sub>O</sub>	A port	V <sub>O</sub> = V <sub>CC</sub> or GND		13		pF
C <sub>io</sub>	$\bar{B}$ port per P1194.0	V <sub>CC</sub> = 0 to 4.5 V		12		pF
		V <sub>CC</sub> = 4.5 V to 5.5 V		11		

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

## live-insertion specifications over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS	SN54FB2031		SN74FB2031		UNIT
		MIN	MAX	MIN	MAX	
I <sub>CC</sub> (BIAS V <sub>CC</sub> )	V <sub>CC</sub> = 0 to 4.5 V	V <sub>B</sub> = 0 to 2 V, V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 4.5 V to 5.5 V		450	450	μA
	V <sub>CC</sub> = 4.5 V to 5.5 V			10	10	
V <sub>O</sub>	$\bar{B}$ port	V <sub>CC</sub> = 0, V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 4.5 V to 5.5 V, T <sub>A</sub> = 25°C		1.62	2.1	V
I <sub>O</sub>	$\bar{B}$ port	V <sub>CC</sub> = 0, V <sub>B</sub> = 1 V, V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 4.5 V to 5.5 V		-30		μA
		V <sub>CC</sub> = 0 to 5.5 V, OEB = 0 to 0.8 V		100		
		V <sub>CC</sub> = 0 to 2.2 V, OEB = 0 to 5 V		100		

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54FB2031, SN74FB2031 9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVERS

SCBS176B – NOVEMBER 1991 – REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54FB2031				SN74FB2031				UNIT		
			V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			MIN	MAX	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C				MIN	MAX
			MIN	TYP	MAX			MIN	TYP	MAX			
t <sub>PLH</sub>	A	$\bar{B}$	1.2		7	1	8		5		ns		
t <sub>PHL</sub>	(thru mode)		1		6.7	0.8	7.8		5				
t <sub>PLH</sub>	A	$\bar{B}$	1.4		7.3	1.2	8.6		6		ns		
t <sub>PHL</sub>	(transparent)		1.2		7.2	1	8.3		6				
t <sub>PLH</sub>	LCA	$\bar{B}$	1.4		7.7	1	9.1		7		ns		
t <sub>PHL</sub>			1.6		7.9	1.1	9		7				
t <sub>PLH</sub>	LCB	A	1		7	0.7	7.9		9		ns		
t <sub>PHL</sub>			0.9		6.9	0.6	7.4		9				
t <sub>PLH</sub>	SEL1 or SEL0	A	0.7		6.4	0.5	7.9		5.5		ns		
t <sub>PHL</sub>			0.8		6.3	0.6	7.1		5.5				
t <sub>PLH</sub>	SEL1 or SEL0	$\bar{B}$	1.3		7.8	1.1	9.3		7		ns		
t <sub>PHL</sub>			1.1		7.9	0.9	9.2		7				
t <sub>PLH</sub>	$\bar{B}$ (thru mode)	A	0.9		6.8	0.7	8.6		6		ns		
t <sub>PHL</sub>			1.1		6.9	0.6	7.6		6				
t <sub>PLH</sub>	$\bar{B}$ (transparent)	A	1		7.6	1	9		7		ns		
t <sub>PHL</sub>			1.4		7.4	1	8.2		7				
t <sub>PLH</sub>	OEB or $\bar{OEB}$	$\bar{B}$	1		7.3	0.8	8.4		5.5		ns		
t <sub>PHL</sub>			1		6.9	0.6	8.2		5.5				
t <sub>PZH</sub>	OEA	A	0.4		6.2	0.3	7.3		4		ns		
t <sub>PZL</sub>			0.4		6.1	0.3	7		4				
t <sub>PHZ</sub>	OEA	A	0.3		6.4	0.2	7.1		5		ns		
t <sub>PLZ</sub>			0.4		6.5	0.3	7.2		5				
t <sub>sk(p)</sub>	Skew for any single channel  t <sub>PHL</sub> - t <sub>PLH</sub>	A to $\bar{B}$ or $\bar{B}$ to A	0.5						0.5		ns		
t <sub>sk(o)</sub>	Skew between drivers in the same package	A to $\bar{B}$ or $\bar{B}$ to A	1						1		ns		
t <sub>t</sub>	Transition time, $\bar{B}$ outputs (1.3 V to 1.8 V)		0.4	2	4.5	0.4	4.5		2	1 3	ns		
t <sub>PR</sub>	$\bar{B}$ -port input pulse rejection					1			1		ns		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: TTL inputs – PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ . BTL inputs – PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms




# SN54FB2032, SN74FB2032 9-BIT TTL/BTL COMPETITION TRANSCEIVERS


SCBS175B – NOVEMBER 1991 – REVISED APRIL 1994

- Compatible With IEEE 1194.1-1991 (BTL) and IEEE 896.2-1991 (Futurebus+) Standards
- TTL A Port, Backplane Transceiver Logic  $\bar{B}$  Port
- Open-Collector  $\bar{B}$ -Port Outputs Sink 100 mA
- Minimum  $\bar{B}$ -Port Edge Rate = 2 ns
- Isolated Logic-Ground and Bus-Ground Pins Reduce Noise
- BIAS  $V_{CC}$  Pin Minimizes Signal Distortion During Live Insertion/Withdrawal
- $\bar{B}$ -Port Biasing Network Preconditions the Connector and PC Trace to the Backplane Transceiver Logic High-Level Voltage
- TTL-Input Structures Incorporate Active Clamping Networks to Aid in Line Termination
- Package Options Include Plastic Quad Flat (RC) Packages and Ceramic Flat (WD) Packages

SN54FB2032 . . . WD PACKAGE  
(TOP VIEW)



SN74FB2032 . . . RC PACKAGE  
(TOP VIEW)



## description

The 'FB2032 are 9-bit transceivers designed to translate signals between TTL and backplane transceiver logic (BTL) environments and to perform bus arbitration. They are specifically designed to be compatible with IEEE 1194.1-1991 (BTL) and IEEE 896.2-1991 (Futurebus+) standards.

The  $\bar{B}$  port operates at BTL-signal levels. The open-collector  $\bar{B}$  ports are specified to sink 100 mA and have minimum output edge rates of 2 ns. Two output enables, OEB and OE $\bar{B}$ , are provided for the  $\bar{B}$  outputs. When OEB is low, OE $\bar{B}$  is high, or  $V_{CC}$  is typically less than 2.5 V, the  $\bar{B}$  port is turned off.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW



# SN54FB2032, SN74FB2032 9-BIT TTL/BTL COMPETITION TRANSCEIVERS

SCBS175B – NOVEMBER 1991 – REVISED APRIL 1994

---

## description (continued)

The A port operates at TTL-signal levels. The A outputs reflect the inverse of the data at the  $\bar{B}$  port when the A-port output enable, OEA, is high. When OEA is low or when  $V_{CC}$  is typically less than 2.5 V, the A outputs are in the high-impedance state.

The A-port data can be latched by taking the latch enable (LE) high. When LE is low, the latches are transparent.

The Futurebus+ protocol logic can be activated by taking  $\overline{COMPETE}$  low. The module (device) then compares its A data (arbitration number) against the A data of another identical module also connected to the  $\bar{B}$  arbitration bus, and sets WIN high if the A data is greater than the A data of the other module (i.e., has higher priority). A8 and  $\bar{B}8$  are the most significant bits, and A1 and  $\bar{B}1$  are the least significant bits. If OEB is high and  $\overline{OEB}$  is low during this operation, and the A bus of the first module wins priority, it will assert its arbitration number on the  $\bar{B}$ -arbitration bus.

AP and  $\bar{BP}$  are the bus parity bits. The winning module may assert  $\bar{BP}$  low if its parity bit (AP) is high.

In a typical operating sequence, a Futurebus+ arbitration controller will latch its arbitration number into the A port and wait for the results of a competition. When the competition is complete, and if the controller's arbitration number did not win, the controller will read back the current value of the  $\bar{B}$  bus (by taking OEA high) and determine the winning arbitration number. This allows the module to change its arbitration number for the next competition cycle, if desired.

Pins are allocated for the four-wire IEEE 1149.1 (JTAG) test bus, which will be implemented in a future version of the 'FB2032. Currently TMS and TCK are not connected and TDI is shorted to TDO.

BIAS  $V_{CC}$  establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when  $V_{CC}$  is not connected.

BG  $V_{CC}$  and BG GND are the supply inputs for the bias generator.

The SN54FB2032 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74FB2032 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

PRODUCT PREVIEW



**SN54FB2032, SN74FB2032**  
**9-BIT TTL/BTL COMPETITION TRANSCEIVERS**

SCBS175B – NOVEMBER 1991 – REVISED APRIL 1994

**Function Tables**

**TRANSCEIVER**

INPUTS			FUNCTION
OEA	OEB	OEB	
L	H	L	$\bar{A}$ data to B bus
H	L	X	$\bar{B}$ data to A bus
H	X	H	
H	H	L	$\bar{A}$ data to B bus, $\bar{B}$ data to A bus
L	L	X	Isolation
L	X	H	

**WIN**

INPUTS				WIN
OEB	OEB	COMPETE	DATA A1, A2†	
H	H	X	X	L
H	L	H	X	L
H	L	L	A1 < A2	L
H	L	L	A2 ≤ A1	H

† A1 refers to the A data of Module 1 and A2 refers to the A data of Module 2. If LE=L, A=current A data. If LE=H, A=the value of A8-A1 prior to the most recent low-to-high transition of LE.

**BP**

INPUTS				BP
OEB	OEB	WIN	AP‡	
L	X	X	X	H
X	H	X	X	H
H	L	L	X	H
H	L	H	L	H
H	L	H	H	L

‡ If LE=L, AP=current AP data, if LE=H, AP=the level of AP prior to the most recent low-to-high transition of LE.


**PRODUCT PREVIEW**



# SN54FB2032, SN74FB2032 9-BIT TTL/BTL COMPETITION TRANSCEIVERS

SCBS175B - NOVEMBER 1991 - REVISED APRIL 1994

## functional block diagram



Pin numbers shown are for the RC package.

PRODUCT PREVIEW



# SN54FB2032, SN74FB2032 9-BIT TTL/BTL COMPETITION TRANSCEIVERS

SCBS175B – NOVEMBER 1991 – REVISED APRIL 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ : except $\overline{BP}$ , $\overline{B}$ port .....	-1.2 V to 7 V
$\overline{BP}$ , $\overline{B}$ port .....	-1.2 V to 3.5 V
Input current range (except $\overline{B}$ port) .....	-40 mA to 5 mA
Voltage range applied to any $\overline{B}$ output in the disabled or power-off state .....	-0.5 V to 5.5 V
Voltage range applied to any output in the high state .....	-0.5 V to $V_{CC}$
Current applied to any single output in the low state: A port .....	48 mA
$\overline{B}$ port .....	200 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 1): RC package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 2)

		SN54FB2032			SN74FB2032			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$ , BIAS $V_{CC}$ , BG $V_{CC}$	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	$\overline{BP}$ , $\overline{B}$ port		1.62	2.3	1.62	2.3	V
		Except $\overline{B}$ port		2		2		
$V_{IL}$	Low-level input voltage	$\overline{BP}$ , $\overline{B}$ port		0.75	1.47	0.75	1.47	V
		Except $\overline{B}$ port				0.8		
$I_{IK}$	Input clamp current				-18		-18	mA
$I_{OH}$	High-level output current	AP, WIN, A port					-3	mA
$I_{OL}$	Low-level output current	AP, WIN, A port					24	mA
		$\overline{BP}$ , $\overline{B}$ port		100		100		
$T_A$	Operating free-air temperature	-55		125	0		70	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

**PRODUCT PREVIEW**



# SN54FB2032, SN74FB2032 9-BIT TTL/BTL COMPETITION TRANSCEIVERS

SCBS175B - NOVEMBER 1991 - REVISED APRIL 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54FB2032			SN74FB2032			UNIT	
		MIN	TYP†	MAX	MIN	TYP†	MAX		
V <sub>IK</sub>	$\overline{BP}$ , $\overline{B}$ port	$V_{CC} = 4.5\text{ V}$ , $I_I = -18\text{ mA}$			-1.2			V	
	Except $\overline{BP}$ , $\overline{B}$ port	$V_{CC} = 4.5\text{ V}$ , $I_I = -40\text{ mA}$			-0.5				
V <sub>OH</sub>	AP, WIN, A port	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -3\text{ mA}$			2.5	3.3	2.5	3.3	V
V <sub>OL</sub>	AP, WIN, A port	$V_{CC} = 4.5\text{ V}$ , $I_{OL} = 24\text{ mA}$			0.35	0.5	0.35	0.5	V
	$\overline{BP}$ , $\overline{B}$ port	$V_{CC} = 4.5\text{ V}$ , $I_{OL} = 80\text{ mA}$			0.75	1.1	0.75	1.1	
I <sub>I</sub>	Except $\overline{BP}$ , $\overline{B}$ port	$V_{CC} = 5.5\text{ V}$ , $V_I = 5.5\text{ V}$			50			50	μA
I <sub>IH</sub> ‡	Except $\overline{BP}$ , $\overline{B}$ port	$V_{CC} = 5.5\text{ V}$ , $V_I = 2.7\text{ V}$			50			50	μA
I <sub>IL</sub> ‡	Except $\overline{BP}$ , $\overline{B}$ port	$V_{CC} = 5.5\text{ V}$ , $V_I = 0.5\text{ V}$			-50			-50	μA
	$\overline{BP}$ , $\overline{B}$ port	$V_{CC} = 5.5\text{ V}$ , $V_I = 0.75\text{ V}$			-100			-100	
I <sub>OH</sub>	$\overline{BP}$ , $\overline{B}$ port	$V_{CC} = 0\text{ to }5.5\text{ V}$ , $V_O = 2.1\text{ V}$			100			100	μA
I <sub>OS</sub> §	AP, WIN, A port	$V_{CC} = 5.5\text{ V}$ , $V_O = 0$			-30	-150	-30	-150	mA
I <sub>CC</sub>	A port to $\overline{B}$ port	$V_{CC} = 5.5\text{ V}$ , $I_O = 0$			25			25	mA
	$\overline{B}$ port to A port				60			60	
C <sub>i</sub>		$V_I = V_{CC}\text{ or GND}$			5			5	pF
C <sub>o</sub>	A port	$V_O = V_{CC}\text{ or GND}$							pF
C <sub>io</sub>	$\overline{B}$ port per P1194.0	$V_{CC} = 0\text{ to }4.5\text{ V}$			6			6	pF
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$			5			5	

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

live-insertion specifications over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS	SN54FB2032		SN74FB2032		UNIT
		MIN	MAX	MIN	MAX	
I <sub>CC</sub> (BIAS V <sub>CC</sub> )	$V_{CC} = 0\text{ to }4.5\text{ V}$	450		450		μA
	$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	10		10		
V <sub>O</sub>	$V_{CC} = 0$ , $V_I$ (BIAS V <sub>CC</sub> ) = 4.5 V to 5.5 V	1.62	2.1	1.62	2.1	V
I <sub>O</sub>	$V_{CC} = 0$ , $V_B = 1\text{ V}$ , $V_I$ (BIAS V <sub>CC</sub> ) = 4.5 V to 5.5 V	-1		-1		μA
	$V_{CC} = 0\text{ to }5.5\text{ V}$ , $OEB = 0\text{ to }0.8\text{ V}$	100		100		
	$V_{CC} = 0\text{ to }2.2\text{ V}$ , $OEB = 0\text{ to }5\text{ V}$	100		100		

PRODUCT PREVIEW



# SN54FB2032, SN74FB2032 9-BIT TTL/BTL COMPETITION TRANSCEIVERS

SCBS175B - NOVEMBER 1991 - REVISED APRIL 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54FB2032		SN74FB2032		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>PLH</sub>	A or AP	$\bar{B}$ or $\bar{B}\bar{P}$				8		8	ns	
t <sub>PHL</sub>						8		8		
t <sub>PLH</sub>	A	$\bar{B}_{n-1}$				9		9	ns	
t <sub>PHL</sub>						9		9		
t <sub>PLH</sub>	A	$\bar{B}\bar{P}$				10		10	ns	
t <sub>PHL</sub>						10		10		
t <sub>PLH</sub>	$\bar{B}$	$\bar{B}_{n-1}$				9		9	ns	
t <sub>PHL</sub>						9		9		
t <sub>PLH</sub>	LE	$\bar{B}$				7.5		7.5	ns	
t <sub>PHL</sub>						7.5		7.5		
t <sub>PLH</sub>	LE	$\bar{B}\bar{P}$				7.5		7.5	ns	
t <sub>PHL</sub>						7.5		7.5		
t <sub>PLH</sub>	$\bar{B}$ or $\bar{B}\bar{P}$	A or AP				7.5		7.5	ns	
t <sub>PHL</sub>						7.5		7.5		
t <sub>PLH</sub>	$\bar{B}$	WIN				8.5		8.5	ns	
t <sub>PHL</sub>						8.5		8.5		
t <sub>PLH</sub>	A	WIN				7.6		7.6	ns	
t <sub>PHL</sub>						7.6		7.6		
t <sub>PLH</sub>	LE	WIN				7		7	ns	
t <sub>PHL</sub>						7		7		
t <sub>PLH</sub>	$\overline{\text{COMPETE}}$	WIN				5.5		5.5	ns	
t <sub>PHL</sub>						5.5		5.5		
t <sub>PLH</sub>	$\overline{\text{OEB}}$	WIN				6		6	ns	
t <sub>PHL</sub>						6		6		
t <sub>PLH</sub>	$\overline{\text{COMPETE}}$	$\bar{B}$				7.5		7.5	ns	
t <sub>PHL</sub>						7.5		7.5		
t <sub>PLH</sub>	$\overline{\text{COMPETE}}$	$\bar{B}\bar{P}$				6.5		6.5	ns	
t <sub>PHL</sub>						6.5		6.5		
t <sub>PLH</sub>	OEB	$\bar{B}$				6.5		6.5	ns	
t <sub>PHL</sub>						6.5		6.5		
t <sub>PLH</sub>	$\overline{\text{OEB}}$	$\bar{B}$				6.5		6.5	ns	
t <sub>PHL</sub>						6.5		6.5		
t <sub>PZH</sub>	OEA	A				5.5		5.5	ns	
t <sub>PZL</sub>						5.5		5.5		
t <sub>PHZ</sub>	OEA	A				7		7	ns	
t <sub>PLZ</sub>						7		7		
t <sub>t</sub>	Transition time, $\bar{B}$ outputs (1.3 V to 1.8 V)			2		1	3	1	3	ns
t <sub>PR</sub>	$\bar{B}$ -port input pulse rejection					1		1		ns







PRODUCT PREVIEW



# SN54FB2032, SN74FB2032 9-BIT TTL/BTL COMPETITION TRANSCEIVERS

SCBS175B – NOVEMBER 1991 – REVISED APRIL 1994

## PARAMETER MEASUREMENT INFORMATION



PRODUCT PREVIEW

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: TTL inputs – PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns. BTL inputs – PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuits and Voltage Waveforms

# SN54FB2033, SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVERS

SCBS174D – NOVEMBER 1991 – REVISED JULY 1994


- TTL A Port, Backplane Transceiver Logic (BTL)  $\bar{B}$  Port
- Open-Collector  $\bar{B}$ -Port Outputs Sink 100 mA
- Isolated Logic-Ground and Bus-Ground Pins Reduce Noise
- BIAS  $V_{CC}$  Pin Minimizes Signal Distortion During Live Insertion/Withdrawal
- $\bar{B}$ -Port Biasing Network Preconditions the Connector and PC Trace to the Backplane Transceiver Logic High-Level Voltage
- TTL-Input Structures Incorporate Active Clamping Networks to Aid in Line Termination
- Package Options Include Plastic Quad Flat Flat (RC) Package and Ceramic Flat (WD) Package

SN54FB2033 . . . WD PACKAGE  
(TOP VIEW)



NC – No internal connection

SN74FB2033A . . . RC PACKAGE  
(TOP VIEW)



UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated



# SN54FB2033, SN74FB2033A

## 8-BIT TTL/BTL REGISTERED TRANSCEIVERS

SCBS174D – NOVEMBER 1991 – REVISED JULY 1994

---

### description

The SN54FB2033 and SN74FB2033A are 8-bit transceivers featuring a split input (AI) and output (AO) bus on the TTL-level A port. The common-I/O, open-collector  $\bar{B}$  port operates at backplane transceiver logic (BTL) signal levels.

The logic element for data flow in each direction is configured by two mode inputs (IMODE1 and IMODE0 for B-to-A, OMODE1 and OMODE0 for A-to-B) as a buffer, a D-type flip-flop, or a D-type latch. When configured in the buffer mode, the inverted input data appears at the output port. In the flip-flop mode, data is stored on the rising edge of the appropriate clock input (CLKAB/LEAB or CLKBA/LEBA). In the latch mode, the clock pins serve as active-high transparent latch enables.

Data flow in the B-to-A direction, regardless of the logic element selected, is further controlled by the LOOPBACK input. When LOOPBACK is low,  $\bar{B}$ -port data is the B-to-A input. When LOOPBACK is high, the output of the selected A-to-B logic element (prior to inversion) is the B-to-A input.

The AO port-enable/disable control is provided by OEA. When OEA is low or when  $V_{CC}$  is less than 2.5 V, the AO port is in the high-impedance state. When OEA is high, the AO port is active (high or low logic levels).

The  $\bar{B}$  port is controlled by OEB and  $\overline{OEB}$ . If OEB is low or  $\overline{OEB}$  is high or when  $V_{CC}$  is less than 2.5 V, the  $\bar{B}$  port is inactive. If OEB is high and  $\overline{OEB}$  is low, the B port is active.

BG  $V_{CC}$  and BG GND are the bias generator reference inputs.

The A-to-B and B-to-A logic elements are active regardless of the state of their associated outputs. The logic elements can enter new data (in flip-flop and latch modes) or retain previously stored data while the associated outputs are in the high-impedance (AO port) or inactive ( $\bar{B}$  port) states.

Output clamps are provided on the BTL outputs to reduce switching noise. One clamp reduces inductive ringing effects on  $V_{OH}$  during a low-to-high transition. The other clamps out ringing below the BTL  $V_{OL}$  voltage of 0.75 V. Both these clamps are active only during AC switching and do not affect the BTL outputs during steady-state conditions.

BIAS  $V_{CC}$  establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when  $V_{CC}$  is not connected.

The SN54FB2033 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74FB2033A is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .



# SN54FB2033, SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVERS

SCBS174D – NOVEMBER 1991 – REVISED JULY 1994

## Function Tables

FUNCTION/MODE TABLE

INPUTS								FUNCTION/MODE
OEA	OEB	$\overline{\text{OEB}}$	OMODE1	OMODE0	IMODE1	IMODE0	LOOPBACK	
L	L	X	X	X	X	X	X	Isolation
L	X	H	X	X	X	X	X	Isolation
X	H	L	L	L	X	X	X	AI to $\overline{\text{B}}$ , buffer mode
X	H	L	L	H	X	X	X	AI to $\overline{\text{B}}$ , flip-flop mode
X	H	L	H	X	X	X	X	AI to $\overline{\text{B}}$ , latch mode
H	L	X	X	X	L	L	L	$\overline{\text{B}}$ to AO, buffer mode
H	X	H	X	X	L	L	L	$\overline{\text{B}}$ to AO, buffer mode
H	L	X	X	X	L	H	L	$\overline{\text{B}}$ to AO, flip-flop mode
H	X	H	X	X	L	H	L	$\overline{\text{B}}$ to AO, flip-flop mode
H	L	X	X	X	H	X	L	$\overline{\text{B}}$ to AO, latch mode
H	X	H	X	X	H	X	L	$\overline{\text{B}}$ to AO, latch mode
H	L	X	X	X	L	L	H	AI to AO, buffer mode
H	X	H	X	X	L	L	H	AI to AO, buffer mode
H	L	X	X	X	L	H	H	AI to AO, flip-flop mode
H	X	H	X	X	L	H	H	AI to AO, flip-flop mode
H	L	X	X	X	H	X	H	AI to AO, latch mode
H	X	H	X	X	H	X	H	AI to AO, latch mode
H	H	L	X	X	X	X	L	AI to $\overline{\text{B}}$ , $\overline{\text{B}}$ to AO

**SN54FB2033, SN74FB2033A**  
**8-BIT TTL/BTL REGISTERED TRANSCEIVERS**

SCBS174D – NOVEMBER 1991 – REVISED JULY 1994

**Function Tables (Continued)**

**ENABLE/DISABLE**

INPUTS			OUTPUTS	
OEA	OEB	OEB	AO	B
L	X	X	Hi Z	
H	X	X	Active	
X	L	L		Inactive (H)
X	L	H		Inactive (H)
X	H	L		Active
X	H	H		Inactive (H)

**BUFFER**

INPUT	OUTPUT
L	H
H	L

**LATCH**

INPUTS		OUTPUT
CLK/LE	DATA	
H	L	H
H	H	L
L	X	Q <sub>0</sub>

**LOOPBACK**

LOOPBACK	Q†
L	B port
H	Point P‡

† Q is the input to the B-to-A logic element.

‡ P is the output of the A-to-B logic element (see functional block diagram).

**SELECT**

INPUTS		SELECTED LOGIC ELEMENT
MODE1	MODE0	
L	L	Buffer
L	H	Flip-flop
H	X	Latch

**FLIP-FLOP**

INPUTS		OUTPUT
CLK/LE	DATA	
L	X	Q <sub>0</sub>
↑	L	H
↑	H	L




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54FB2033, SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVERS

SCBS174D - NOVEMBER 1991 - REVISED JULY 1994

## functional block diagram



Pin numbers shown are for the RC package.

# SN54FB2033, SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVERS

SCBS174D – NOVEMBER 1991 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ : except $\bar{B}$ port .....	-1.2 V to 7 V
$\bar{B}$ port .....	-1.2 V to 3.5 V
Input current range, (except $\bar{B}$ port) .....	-40 mA to 5 mA
Voltage range applied to any B output in the disabled or power-off state .....	-0.5 V to 3.5 V
Voltage range applied to any output in the high state: A port .....	-0.5 V to $V_{CC}$
Current applied to any single output in the low state: A port .....	48 mA
$\bar{B}$ port .....	200 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 1): RC package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 2)

		SN54FB2033			SN74FB2033A			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$ , BG $V_{CC}$	Supply voltage	4.75	5	5.25	4.75	5	5.25	V
BIAS $V_{CC}$	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	$\bar{B}$ port	1.62*	2.3	1.62		2.3	V
		Except $\bar{B}$ port	2		2			
$V_{IL}$	Low-level input voltage	$\bar{B}$ port	0.75	1.47*	0.75		1.47	V
		Except $\bar{B}$ port					0.8	
$I_{OH}$	High-level output current			-3			-3	mA
$I_{OL}$	Low-level output current	AO port		24			24	mA
		$\bar{B}$ port		100			100	
$\Delta t/\Delta v$	Input transition rise or fall rate			10			10	ns/V
$T_A$	Operating free-air temperature	-55		125	0		70	°C

\* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not tested.

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54FB2033, SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVERS

SCBS174D – NOVEMBER 1991 – REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		SN54FB2033			SN74FB2033A			UNIT
				MIN	TYPT†	MAX	MIN	TYPT†	MAX	
V <sub>IK</sub>		V <sub>CC</sub> = 4.75 V,	I <sub>I</sub> = -18 mA	-1.2			-1.2			V
V <sub>OH</sub>	AO port	V <sub>CC</sub> = 4.75 V to 5.25 V, I <sub>OH</sub> = -10 μA		V <sub>CC</sub> -1			V <sub>CC</sub> -1.1			V
		V <sub>CC</sub> = 4.75 V		2.5	2.85	3.4	2.5	2.85	3.4	
				2			2			
V <sub>OL</sub>	AO port	V <sub>CC</sub> = 4.75 V		0.33		0.5		0.33		V
				0.8		0.8				
	B̄ port	V <sub>CC</sub> = 4.75 V		0.75		1.1		0.75		
				0.5		0.5				
I <sub>I</sub>	Except B̄ port	V <sub>CC</sub> = 0,	V <sub>I</sub> = 5.25 V	100			100			μA
I <sub>IH</sub>	Except B̄ port	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 2.7 V	50			50			μA
	B̄ port‡	V <sub>CC</sub> = 0 to 5.25 V,	V <sub>I</sub> = 2.1 V	100			100			
I <sub>IL</sub>	Except B̄ port	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 0.5 V	-50			-50			μA
	B̄ port‡	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 0.75 V	-100			-100			
I <sub>OH</sub>	B̄ port	V <sub>CC</sub> = 0 to 5.25 V,	V <sub>O</sub> = 2.1 V	100			100			μA
I <sub>OZH</sub>	AO port	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 2.7 V	50			50			μA
I <sub>OZL</sub>	AO port	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 0.5 V	-50			-50			μA
I <sub>OS</sub> §	AO port	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 0	-40	-80	-150	-40	-80	-150	mA
I <sub>CC</sub>	All outputs on	V <sub>CC</sub> = 5.25 V,	I <sub>O</sub> = 0	45			90			mA
C <sub>i</sub>	AI port and control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		5			5			pF
C <sub>o</sub>	AO port	V <sub>O</sub> = V <sub>CC</sub> or GND		5			5			pF
C <sub>io</sub> ¶	B̄ port per P1194.0	V <sub>CC</sub> = 0 to 4.75 V		8			6			pF
		V <sub>CC</sub> = 4.75 V to 5.25 V		8			6			

† All typical values are at V<sub>CC</sub> = 5 V.

‡ For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

¶ Parameter is based on characterization data but is not tested.

**live-insertion characteristics over recommended operating free-air temperature range (see Note 3)**

PARAMETER		TEST CONDITIONS		SN54FB2033		SN74FB2033A		UNIT
				MIN	MAX	MIN	MAX	
I <sub>CC</sub> (BIAS V <sub>CC</sub> )	V <sub>CC</sub> = 0 to 4.5 V		400		400		μA	
	V <sub>CC</sub> = 4.5 V to 5.5 V		10		10			
V <sub>O</sub>	B̄ port	V <sub>CC</sub> = 0,	BIAS V <sub>CC</sub> = 4.5 V to 5.5 V	1.62	2.1	1.62	2.1	V
I <sub>O</sub>	B port	V <sub>CC</sub> = 0, V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 4.5 V to 5.5 V		-1		-1		μA
		V <sub>CC</sub> = 0 to 5.5 V, OEB = 0 to 0.8 V		170		100		
		V <sub>CC</sub> = 0 to 2.2 V, OEB = 0 to 5 V		100		100		

NOTE 3: Power-up sequence is as follows: GND, BIASV<sub>CC</sub>, V<sub>CC</sub>.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54FB2033, SN74FB2033A

## 8-BIT TTL/BTL REGISTERED TRANSCEIVERS

SCBS174D - NOVEMBER 1991 - REVISED JULY 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

		SN54FB2033				SN74FB2033A				UNIT
		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		MIN	MAX	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		MIN	MAX	
		MIN	MAX			MIN	MAX			
f <sub>clock</sub>	Clock frequency	0	150	0	150	0	150	0	150	MHz
t <sub>w</sub>	Pulse duration, CLKAB/LEAB or CLKBA/LEBA	3.9		4.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before CLKAB/LEAB or CLKBA/LEBA↑	2.9		3.3		2.7		2.7		ns
t <sub>h</sub>	Hold time, data after CLKAB/LEAB or CLKBA/LEBA↑	1		1.3		0.7		0.7		ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54FB2033, SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVERS

SCBS174D - NOVEMBER 1991 - REVISED JULY 1994

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54FB2033					SN74FB2033A					UNIT	
			V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			MIN	MAX	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			MIN	MAX		
			MIN	TYP	MAX			MIN	TYP	MAX				
f <sub>max</sub>			150			150			150			150		MHz
t <sub>PLH</sub>	AI	$\bar{B}$	1.7	3.8	4.6	1.2	7.5	2.3	3.6	4.6	2.3	5.6	ns	
t <sub>PHL</sub>	(thru mode)		1.3	2.6	4.3	1	5.5	1.9	3	4.2	1.9	4.5		
t <sub>PLH</sub>	$\bar{B}$	AO	2.5	3.9	5.9	1.4	7.6	2.5	4.2	5.5	2.5	6.1	ns	
t <sub>PHL</sub>	(thru mode)		2.7	5.2	5.7	1.6	7.8	3	4.2	5.6	3	5.7		
t <sub>PLH</sub>	AI	$\bar{B}$	1.7	5	4.6	1.2	8.7	2.3	3.6	4.6	2.3	5.6	ns	
t <sub>PHL</sub>	(transparent)		1.3	3.6	4.3	1	5.9	1.9	3	4.1	1.9	4.5		
t <sub>PLH</sub>	$\bar{B}$	AO	2.5	4.3	5.8	1.5	7.8	2.5	4.2	5.5	2.5	6.1	ns	
t <sub>PHL</sub>	(transparent)		2.7	5.6	5.7	1.6	8	3	4.2	5.6	3	5.7		
t <sub>PLH</sub>	OEB	$\bar{B}$	1.6	3.7	4.7	1.1	6.6	2.4	3.7	4.7	2.4	5.8	ns	
t <sub>PHL</sub>			1.2	2.6	4.1	0.4	5.4	1.8	3	4.1	1.8	4.4		
t <sub>PLH</sub>	$\overline{OEB}$	$\bar{B}$	1.3	3.8	4.3	1.2	6.6	2	3.4	4.3	2	5.2	ns	
t <sub>PHL</sub>			1.2	2.9	4.4	0.8	5.5	2	3.3	4.4	2	4.8		
t <sub>PZH</sub>	OEA	AO	2	3.5	5.1	1.2	6.6	2	3.5	4.6	2	5.1	ns	
t <sub>PZL</sub>			2.7	4.3	6.1	1.3	7.7	2.7	4.2	5.1	2.7	5.4		
t <sub>PHZ</sub>	OEA	AO	2.1	3.5	5.8	1.1	6.9	2.1	4	5	2.1	5.5	ns	
t <sub>PLZ</sub>			1.6	2.7	4.7	1	6	1.6	2.8	3.9	1.6	4.3		
t <sub>PLH</sub>	CLKAB/LEAB	$\bar{B}$	2.1	5	5.8	1.6	8.7	3	4.7	5.8	3	6.9	ns	
t <sub>PHL</sub>			2	3.6	5.6	1.1	6.6	2.8	4.3	5.6	2.8	6.1		
t <sub>PLH</sub>	CLKBA/LEBA	AO	2	3.8	5.4	1.4	6.7	2	3.6	4.9	2	5.4	ns	
t <sub>PHL</sub>			2.2	4.1	5.6	1.5	6.5	2.2	3.5	4.7	2.2	5.1		
t <sub>PLH</sub>	OMODE	$\bar{B}$	2.3	4.8	6.1	1.6	8.1	2.4	5	6.1	2.4	7.2	ns	
t <sub>PHL</sub>			1.4	3.5	6	1	6.5	2.4	4.5	6	2.4	6.7		
t <sub>PLH</sub>	IMODE	AO	1.8	3.6	5.9	1.3	7.3	1.8	4	5.3	1.8	5.9	ns	
t <sub>PHL</sub>			2.3	4.1	5.4	1.4	6.4	2.3	4.1	5.2	2.3	5.4		
t <sub>PLH</sub>	LOOPBACK	AO	2.4	4.6	7.1	1.6	8.3	2.4	5	7	2.4	8	ns	
t <sub>PHL</sub>			3.1	4.8	6.9	1.8	7.5	3.1	4.6	5.7	3.1	5.9		
t <sub>PLH</sub>	AI	AO	1.9	3.7	5.7	1.4	7.1	1.9	3.7	5.5	1.9	6.1	ns	
t <sub>PHL</sub>			2.6	4.3	5.8	1.6	7.3	2.6	4.2	5.6	2.6	5.8		
t <sub>t</sub>	Rise time, 1.3 V to 1.8 V	$\bar{B}$	0.5	1.5	2.1	0.4	3.2	0.5	1.2	2.1	0.5	3	ns	
	Fall time, 1.8 V to 1.3 V		0.4	1.5	2.3	0.4	3.4	0.5	1.4	2.3	0.5	3		
	Rise time, 10% to 90%	AO	2	3.5	4.2	1.8	5.4	2	3.3	4.2	2	5		
	Fall time, 90% to 10%		1	2.5	3.4	0.8	5.1	1	2.5	3.4	1	5		
t <sub>PR</sub>	$\bar{B}$ -port input pulse rejection					1*					1		ns	

\* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not tested.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



# SN54FB2033, SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVERS

SCBS174D – NOVEMBER 1991 – REVISED JULY 1994

## output-voltage characteristics

PARAMETER		TEST CONDITIONS	SN54FB2033		SN74FB2033A		UNIT
			MIN	MAX	MIN	MAX	
$V_{OHP}^\dagger$	Peak output voltage during turnoff of 100 mA into 40 nH	See Figure 1 $I_{OL} = -50 \text{ mA}$		4		4.5	V
$V_{OHV}^\dagger$	Minimum output voltage during turnoff of 100 mA into 40 nH		1.62		1.62		V
$V_{OLV}$	Minimum output voltage during high-to-low switch		0.3		0.3		V

† Parameter is based on characterization data but not tested.

## PARAMETER MEASUREMENT INFORMATION





Figure 1. Load Circuit for  $V_{OHP}$ ,  $V_{OHV}$

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: TTL inputs -  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ ; BTL inputs -  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms




# SN54FB2040, SN74FB2040 8-BIT TTL/BTL TRANSCEIVERS


SCBS173B – NOVEMBER 1991 – REVISED SEPTEMBER 1994

- Compatible With IEEE 1194.1-1991 (BTL) Standard
- TTL A Port, Backplane Transceiver Logic  $\bar{B}$  Port
- Open-Collector  $\bar{B}$ -Port Outputs Sink 100 mA
- Isolated Logic-Ground and Bus-Ground Reduces Noise
- BIAS  $V_{CC}$  Pin Minimizes Signal Distortion During Live Insertion/Withdrawal
- $\bar{B}$ -Port Biasing Network Preconditions the Connector and PC Trace to the Backplane Transceiver Logic High-Level Voltage
- Package Options Include Plastic Quad Flat (RC) Package and Ceramic Flat (WD) Package

SN54FB2040 . . . WD PACKAGE  
(TOP VIEW)



SN74FB2040 . . . RC PACKAGE  
(TOP VIEW)



## description

The 'FB2040 are 8-bit transceivers designed to translate signals between TTL and backplane transceiver logic (BTL) environments.

The  $\bar{B}$  port operates at BTL-signal levels. The open-collector  $\bar{B}$  ports are specified to sink 100 mA. Two output enables, OEB and  $\overline{OEB}$ , are provided for the  $\bar{B}$  outputs. When OEB is high and  $\overline{OEB}$  is low, the  $\bar{B}$  port is active and reflects the inverse of the data present at the A-input pins. When OEB is low,  $\overline{OEB}$  is high, or  $V_{CC}$  is typically less than 2.5 V, the  $\bar{B}$  port is turned off.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

# SN54FB2040, SN74FB2040 8-BIT TTL/BTL TRANSCEIVERS

SCBS173B – NOVEMBER 1991 – REVISED SEPTEMBER 1994

## description (continued)

The A port operates at TTL-signal levels and has split input and output pins. The A outputs reflect the inverse of the data at the  $\bar{B}$  port when the A-port output enable, OEA, is high. When OEA is low or when  $V_{CC}$  is typically less than 2.5 V, the A outputs are in the high-impedance state.

Pins are allocated for the four-wire IEEE 1149.1 (JTAG) test bus. Currently TMS and TCK are not connected and TDI is shorted to TDO.


BIAS  $V_{CC}$  establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when  $V_{CC}$  is not connected.

The SN54FB2040 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74FB2040 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

FUNCTION TABLE

INPUTS			FUNCTION
OEB	$\bar{OEB}$	OEA	
L	X	L	Isolation
X	H	L	
L	X	H	$\bar{B}$ data to AO bus
X	H	H	
H	L	L	$\bar{A}$ I data to B bus
H	L	H	$\bar{A}$ I data to B bus, $\bar{B}$ data to AO bus

## logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for RC package.

# SN54FB2040, SN74FB2040 8-BIT TTL/BTL TRANSCEIVERS

SCBS173B - NOVEMBER 1991 - REVISED SEPTEMBER 1994

## functional block diagram



Pin numbers shown are for RC package.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ : except $\bar{B}$ port .....	-1.2 V to 7 V
$\bar{B}$ port .....	-1.2 V to 3.5 V
Input current range (except $\bar{B}$ port) .....	-40 mA to 5 mA
Voltage range applied to any $\bar{B}$ output in the disabled or power-off state .....	-0.5 V to 5.5 V
Voltage range applied to any output in the high state .....	-0.5 V to $V_{CC}$
Current applied to any single output in the low state: $\bar{A}$ port .....	48 mA
$\bar{B}$ port .....	200 mA
Operating free-air temperature range, $T_A$ : SN54FB2040 .....	-55°C to 125°C
SN74FB2040 .....	0°C to 70°C
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 1): RC package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

# SN54FB2040, SN74FB2040 8-BIT TTL/BTL TRANSCEIVERS

SCBS173B – NOVEMBER 1991 – REVISED SEPTEMBER 1994

## recommended operating conditions (see Note 2)

		SN54FB2040			SN74FB2040			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$ , BIAS $V_{CC}$ , BG $V_{CC}$	Supply voltage	4.75	5	5.25	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	$\bar{B}$ port*	1.62	2.3	1.62	2.3		V
		Except $\bar{B}$ port	2		2			
$V_{IL}$	Low-level input voltage	$\bar{B}$ port*	0.75	1.47	0.75	1.47		V
		Except $\bar{B}$ port		0.8		0.8		
$I_{IK}$	Input clamp current			-18			-18	mA
$I_{OH}$	High-level output current						-3	mA
$I_{OL}$	Low-level output current	AO port					24	mA
		$\bar{B}$ port		100		100		
$T_A$	Operating free-air temperature	-55		125	0		70	°C

\* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not tested.

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54FB2040		SN74FB2040		UNIT	
				MIN	TYP†	MAX	MIN		TYP†
$V_{IK}$	$\bar{B}$ port	$V_{CC} = 4.5\text{ V}$	$I_I = -18\text{ mA}$		-1.2		-1.2	V	
	Except $\bar{B}$ port				-1.2		-0.5		
$V_{OH}$	AO port	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -1\text{ mA}$	3.2				V	
			$I_{OH} = -3\text{ mA}$	2.5	3.3	2.5	3.3		
$V_{OL}$	AO port	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 20\text{ mA}$	0.09				V	
			$I_{OL} = 24\text{ mA}$	0.35	0.5	0.35	0.5		
	$\bar{B}$ port	$V_{CC} = 4.5\text{ V}$	$I_{OL} = 80\text{ mA}$	0.75	1.1	0.75	1.1		
			$I_{OL} = 100\text{ mA}$		1.2		1.15		
$I_I$	Except $\bar{B}$ port	$V_{CC} = 5.5\text{ V}$ ,	$V_I = 5.5\text{ V}$		50		50	μA	
$I_{IH}‡$	Except $\bar{B}$ port	$V_{CC} = 5.5\text{ V}$ ,	$V_I = 2.7\text{ V}$		50		50	μA	
$I_{IL}‡$	Except $\bar{B}$ port	$V_{CC} = 5.5\text{ V}$	$V_I = 0.5\text{ V}$		-50		-50	μA	
	$\bar{B}$ port		$V_I = 0.75\text{ V}$		-100		-100		
$I_{OH}$	$\bar{B}$ port	$V_{CC} = 0\text{ to }5.5\text{ V}$ ,	$V_O = 2.1\text{ V}$		100		100	μA	
$I_{OZH}$	AO port	$V_{CC} = 5.5\text{ V}$ ,	$V_O = 2.7\text{ V}$		50		50	μA	
$I_{OZL}$	AO port	$V_{CC} = 5.5\text{ V}$ ,	$V_O = 0.5\text{ V}$		-50		-50	μA	
$I_{OS}§$	AO port	$V_{CC} = 5.5\text{ V}$ ,	$V_O = 0$		-30	-170	-30	-180	mA
$I_{CC}$	Al port to $\bar{B}$ port	$V_{CC} = 5.5\text{ V}$ ,	$I_O = 0$		25	40	40	mA	
	$\bar{B}$ port to AO port				60	70	70		
$C_i$	Al port*	$V_I = V_{CC}$ or GND		25	70	3.5		pF	
	Control inputs*			9.9		3			
$C_o$	AO port*	$V_O = V_{CC}$ or GND		14.7		6		pF	
$C_{io}$	$\bar{B}$ port per P1194.0*	$V_{CC} = 0\text{ to }4.5\text{ V}$		8		5	pF		
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$		9		5			

\* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not tested.

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For I/O ports, the parameters  $I_{IH}$  and  $I_{IL}$  include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.



# SN54FB2040, SN74FB2040 8-BIT TTL/BTL TRANSCEIVERS

SCBS173B – NOVEMBER 1991 – REVISED SEPTEMBER 1994

## live-insertion specifications over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS		SN54FB2040		SN74FB2040		UNIT
			MIN	MAX	MIN	MAX	
$I_{CC}$ (BIAS $V_{CC}$ )	$V_{CC} = 0$ to 4.5 V	$V_B = 0$ to 2 V, $V_I$ (BIAS $V_{CC}$ ) = 4.5 V to 5.5 V	450		450		$\mu A$
	$V_{CC} = 4.5$ to 5.5 V		10		10		
$V_O$	$\bar{B}$ port	$V_{CC} = 0$ , $V_I$ (BIAS $V_{CC}$ ) = 4.5 V to 5.5 V	1.62	2.1	1.62	2.1	V
$I_O$	$\bar{B}$ port	$V_{CC} = 0$ , $V_B = 1$ V, $V_I$ (BIAS $V_{CC}$ ) = 4.5 V to 5.5 V	-30		-1		$\mu A$
		$V_{CC} = 0$ to 5.5 V, $OEB = 0$ to 0.8 V	100		100		
		$V_{CC} = 0$ to 2.2 V, $OEB = 0$ to 5 V	100		100		

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ C$			SN54FB2040		SN74FB2040		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$t_{PLH}$	AI	$\bar{B}$	3.2	4.5	6	0.5	8.5	2.4	6.5	ns
$t_{PHL}$			2.8	4.2	5.6	0.4	8.5	2.7	5.8	
$t_{PLH}$	$\bar{B}$	AO	2.3	3.8	5.7	0.4	8	1.9	6.2	ns
$t_{PHL}$			2.3	4.2	5.9	0.8	14.9	2	8.2	
$t_{PLH}$	OEB	$\bar{B}$	3.7	5.1	6.7	0.5	9.9	3	7	ns
$t_{PHL}$			3.1	4.6	5.9	0.4	9.5	3	6.1	
$t_{PLH}$	$\overline{OEB}$	$\bar{B}$	3.6	5.2	6.8	1.3	9.5	3.3	7	ns
$t_{PHL}$			2.9	4.4	5.9	0.2	9.8	2.6	6.1	
$t_{PZH}$	OEA	AO	2.5	4	5.5	1.2	8	2.1	5.8	ns
$t_{PZL}$			2.1	3.6	4.8	0.8	7.5	2	5	
$t_{PHZ}$	OEA	AO	2.3	4.1	5.9	1	8.2	1.9	6.5	ns
$t_{PLZ}$			1.6	3.1	4.5	0.4	7.2	1.4	4.7	
$t_{sk(p)}^*$	Skew for any single channel $ t_{PHL} - t_{PLH} $	AI to $\bar{B}$ or $\bar{B}$ to AO	0.5							ns
$t_{sk(o)}^*$	Skew between drivers in the same package	AI to $\bar{B}$ or $\bar{B}$ to AO	0.4			2				ns
$t_t$	Rise time, 1.3 V to 1.8 V	$\bar{B}$	2	2.8	3.8	0.2	4.5	1.7		
	Fall time, 1.8 V to 1.3 V		1	1.9	3	0.9	4.0	1	4.2	
$t_{PR}^*$	$\bar{B}$ -port input pulse rejection							1	3.4	ns


\* On products compliant to MIL-STD-833, Class B, this parameter is based on characterization data but is not tested.



# SN54FB2040, SN74FB2040 8-BIT TTL/BTL TRANSCEIVERS




SCBS173B – NOVEMBER 1991 – REVISED SEPTEMBER 1994

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR A OUTPUTS

LOAD CIRCUIT FOR B OUTPUTS



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: TTL inputs – PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns. BTL inputs – PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms




# SN54FB2041, SN74FB2041 7-BIT TTL/BTL TRANSCEIVERS

SCBS172B – NOVEMBER 1991 – REVISED SEPTEMBER 1994


- Compatible With IEEE 1194.1-1991 (BTL) Standard
- TTL A Port, Backplane Transceiver Logic  $\bar{B}$  Port
- Open-Collector  $\bar{B}$ -Port Outputs Sink 100 mA
- Isolated Logic-Ground and Bus-Ground Reduces Noise
- BIAS  $V_{CC}$  Pin Minimizes Signal Distortion During Live Insertion/Withdrawal
- $\bar{B}$ -Port Biasing Network Preconditions the Connector and PC Trace to the Backplane Transceiver Logic High-Level Voltage
- Package Options Include Plastic Quad Flat (RC) Package and Ceramic Flat (WD) Package

SN54FB2041 . . . WD PACKAGE  
(TOP VIEW)



NC – No internal connection

SN74FB2041 . . . RC PACKAGE  
(TOP VIEW)



## description

The 'FB2041 are 7-bit transceivers designed to translate signals between TTL and backplane transceiver logic (BTL) environments.

The  $\bar{B}$  port operates at BTL-signal levels. The open-collector  $\bar{B}$  ports are specified to sink 100 mA. Two output enables, OEB and  $\bar{OEB}$ , are provided for the  $\bar{B}$  outputs. When OEB is high and  $\bar{OEB}$  is low, the  $\bar{B}$  port is active and reflects the inverse of the data present at the A-input pins. When OEB is low,  $\bar{OEB}$  is high, or  $V_{CC}$  is typically less than 2.5 V, the  $\bar{B}$  port is turned off. The enable/disable logic partitions the device as two 3-bit sections and one 1-bit section.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

# SN54FB2041, SN74FB2041 7-BIT TTL/BTL TRANSCEIVERS

SCBS172B – NOVEMBER 1991 – REVISED SEPTEMBER 1994

## description (continued)

The A port operates at TTL-signal levels and has split input and output pins. The A outputs reflect the inverse of the data at the  $\bar{B}$  port when the A-port output enable, OEA, is high. When OEA is low or when  $V_{CC}$  is typically less than 2.5 V, the A outputs are in the high-impedance state.

Pins are allocated for the four-wire IEEE 1149.1 (JTAG) test bus. Currently TMS and TCK are not connected and TDI is shorted to TDO.

BIAS  $V_{CC}$  establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when  $V_{CC}$  is not connected.

The SN54FB2041 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74FB2041 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .


FUNCTION TABLE

INPUTS			FUNCTION
OEB	$\bar{OEB}$	OEA	
L	X	L	Isolation
X	H	L	
L	X	H	$\bar{B}$ data to AO bus
X	H	H	
H	L	L	$\bar{A}$ data to B bus
H	L	H	$\bar{A}$ data to B bus, $\bar{B}$ data to AO bus

# SN54FB2041, SN74FB2041 7-BIT TTL/BTL TRANSCEIVERS

SCBS172B – NOVEMBER 1991 – REVISED SEPTEMBER 1994

## logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for RC package.

# SN54FB2041, SN74FB2041 7-BIT TTL/BTL TRANSCEIVERS

SCBS172B - NOVEMBER 1991 - REVISED SEPTEMBER 1994

## functional block diagram



Pin numbers shown are for RC package.

# SN54FB2041, SN74FB2041 7-BIT TTL/BTL TRANSCEIVERS

SCBS172B – NOVEMBER 1991 – REVISED SEPTEMBER 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ : except $\bar{B}$ port .....	-1.2 V to 7 V
$\bar{B}$ port .....	-1.2 V to 3.5 V
Input current range (except $\bar{B}$ port) .....	-40 mA to 5 mA
Voltage range applied to any $\bar{B}$ output in the disabled or power-off state .....	-0.5 V to 5.5 V
Voltage range applied to any output in the high state .....	-0.5 V to $V_{CC}$
Current applied to any single output in the low state: A port .....	48 mA
$\bar{B}$ port .....	200 mA
Operating free-air temperature range, $T_A$ : SN54FB2041 .....	-55°C to 125°C
SN74FB2041 .....	0°C to 70°C
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 1): RC package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 2)

		SN54FB2041			SN74FB2041			UNIT			
		MIN	NOM	MAX	MIN	NOM	MAX				
$V_{CC}$ , BIAS $V_{CC}$ , BG $V_{CC}$	Supply voltage	4.5	5	5.5	4.5	5	5.5	V			
$V_{IH}$	High-level input voltage	$\bar{B}$ port		1.62	2.3	$\bar{B}$ port		1.62	2.3	V	
		Except $\bar{B}$ port		2		2					
$V_{IL}$	Low-level input voltage	$\bar{B}$ port		0.75	1.47	$\bar{B}$ port		0.75	1.47	V	
		Except $\bar{B}$ port		0.8		0.8					
$I_{IK}$	Input clamp current				-18				-18	mA	
$I_{OH}$	High-level output current	AO port					-3			-3	mA
$I_{OL}$	Low-level output current	AO port					24			24	mA
		$\bar{B}$ port					100			100	
$T_A$	Operating free-air temperature	-55		125			0		70		°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54FB2041, SN74FB2041 7-BIT TTL/BTL TRANSCEIVERS

SCBS172B - NOVEMBER 1991 - REVISED SEPTEMBER 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54FB2041		SN74FB2041		UNIT
				MIN	TYP†	MAX	MIN	
V <sub>IK</sub>	B̄ port	V <sub>CC</sub> = 4.5 V	I <sub>I</sub> = -18 mA	-1.2		-1.2		V
	Except B̄ port		I <sub>I</sub> = -40 mA	-0.5		-0.5		
V <sub>OH</sub>	AO port	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -1 mA					V
			I <sub>OH</sub> = -3 mA	2.5	3.3	2.5	3.3	
V <sub>OL</sub>	AO port	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 20 mA					V
			I <sub>OL</sub> = 24 mA	0.35	0.5	0.35	0.5	
	B̄ port	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 80 mA	0.75	1.1	0.75	1.1	
			I <sub>OL</sub> = 100 mA	1.15		1.15		
I <sub>I</sub>	Except B̄ port	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 5.5 V			50		μA	
I <sub>IH</sub> ‡	Except B̄ port	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V			50		μA	
I <sub>IL</sub> ‡	Except B̄ port	V <sub>CC</sub> = 5.5 V	V <sub>I</sub> = 0.5 V			-50		μA
	B̄ port		V <sub>I</sub> = 0.75 V			-100		
I <sub>OH</sub>	B̄ port	V <sub>CC</sub> = 0 to 5.5 V, V <sub>O</sub> = 2.1 V			100		μA	
I <sub>OZH</sub>	AO port	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			50		μA	
I <sub>OZL</sub>	AO port	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-50		μA	
I <sub>OS</sub> §	AO port	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0	-30	-150	-30	-180	mA	
I <sub>CC</sub>	AI port to B̄ port	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0			25		mA	
	B̄ port to AO port				65			
C <sub>i</sub>	AI port	V <sub>I</sub> = V <sub>CC</sub> or GND			3.5		pF	
	Control inputs				3			
C <sub>o</sub>	AO port	V <sub>O</sub> = V <sub>CC</sub> or GND			6		pF	
C <sub>io</sub>	B̄ port per P1194.0	V <sub>CC</sub> = 0 to 4.5 V			6		pF	
		V <sub>CC</sub> = 4.5 V to 5.5 V			5			

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

## live-insertion specifications over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		SN54FB2041		SN74FB2041		UNIT
				MIN	MAX	MIN	MAX	
I <sub>CC</sub> (BIAS V <sub>CC</sub> )		V <sub>CC</sub> = 0 to 4.5 V	V <sub>B</sub> = 0 to 2 V, V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 4.5 V to 5.5 V	480		450		μA
		V <sub>CC</sub> = 4.5 V to 5.5 V		10		10		
V <sub>O</sub>	B̄ port	V <sub>CC</sub> = 0,	V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 4.5 V to 5.5 V	1.62	2.1	1.62	2.1	V
I <sub>O</sub>	B̄ port	V <sub>CC</sub> = 0, V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 4.5 V to 5.5 V	V <sub>B</sub> = 1 V,			-1		μA
		V <sub>CC</sub> = 0 to 5.5 V,	OEB = 0 to 0.8 V	100		100		
		V <sub>CC</sub> = 0 to 2.2 V,	OEB = 0 to 5 V	100		100		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



# SN54FB2041, SN74FB2041 7-BIT TTL/BTL TRANSCEIVERS

SCBS172B – NOVEMBER 1991 – REVISED SEPTEMBER 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54FB2041		SN74FB2041		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	AI	$\bar{B}$	3	4.6	6			2.7	6.5	ns
t <sub>PHL</sub>			2.7	4.2	5.6			2.5	5.8	
t <sub>PLH</sub>	$\bar{B}$	AO	2.2	3.7	5.5			1.8	6	ns
t <sub>PHL</sub>			2.6	4.1	5.9			2.2	7.9	
t <sub>PLH</sub>	OEB	$\bar{B}$	3.8	5.3	7.1			3.3	7.4	ns
t <sub>PHL</sub>			3.4	4.9	6.5			3.2	6.7	
t <sub>PLH</sub>	OEB	$\bar{B}$	3.7	5.1	6.8			3.4	7	ns
t <sub>PHL</sub>			2.9	4.4	6.2			2.4	6.4	
t <sub>PZH</sub>	OEA	AO	1.8	3.3	5.1			1.5	5.6	ns
t <sub>PZL</sub>			1.7	3.1	4.7			1.6	5	
t <sub>PHZ</sub>	OEA	AO	1.9	3.3	5			1.3	5.3	ns
t <sub>PLZ</sub>			1.1	2.6	4.3			0.9	4.7	
t <sub>sk(p)</sub>	Skew for any single channel  t <sub>PHL</sub> - t <sub>PLH</sub>	AI to $\bar{B}$ or $\bar{B}$ to AO	0.5							ns
t <sub>sk(o)</sub>	Skew between drivers in the same package	AI to $\bar{B}$ or $\bar{B}$ to AO	0.4							ns
t <sub>t</sub>	Rise time, 1.3 V to 1.8 V	$\bar{B}$	2.4	3.5	4.6			2.2	5.2	
	Fall time, 1.8 V to 1.3 V		1	2	3			1	3.4	
t <sub>PR</sub>	B-port input pulse rejection					1		1		ns

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



# SN54FB2041, SN74FB2041 7-BIT TTL/BTL TRANSCEIVERS




SCBS172B - NOVEMBER 1991 - REVISED SEPTEMBER 1994

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT FOR A OUTPUTS

LOAD CIRCUIT FOR B OUTPUTS



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: TTL inputs - PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns. BTL inputs - PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

<b>General Information</b>	<b>1</b>
<b>ABT Octals</b>	<b>2</b>
<b>ABT Widebus™</b>	<b>3</b>
<b>ABTE/ETL Widebus™</b>	<b>4</b>
<b>ABT Widebus+™</b>	<b>5</b>
<b>ABT Memory Drivers</b>	<b>6</b>
<b>Futurebus+/BTL Transceivers</b>	<b>7</b>
<b>IEEE 1149.1 (JTAG) Boundary-Scan Logic</b>	<b>8</b>
<b>LVT Octals</b>	<b>9</b>
<b>LVT Widebus™</b>	<b>10</b>
<b>LVT Memory Drivers</b>	<b>11</b>
<b>GTL Widebus™</b>	<b>12</b>
<b>Application Notes and Articles</b>	<b>13</b>
<b>Characterization Information</b>	<b>14</b>
<b>Mechanical Data</b>	<b>15</b>

## IEEE 1149.1 (JTAG) BOUNDARY-SCAN LOGIC

### Features

- Compatibility with IEEE Standard 1149.1-1990 (JTAG) test access port (TAP) and boundary-scan architecture
- EPIC-IIB™ submicron process technology
- Maximum propagation delays < 6 ns
- Octal and Widebus™ availability
- EIAJ TSSOP, JEDEC SSOP, and EIAJ TQFP fine-pitch surface-mount packaging
- Bus-hold circuitry ('ABTH18XXXA and 'LVT18XXX devices only)
- 18- and 20-bit UBT™ architectures
- Additional instructions available such as:
  - Parallel Signature Analysis (PSA)
  - Pseudo-Random Pattern Generation (PRPG)
- Test-mode or normal-mode operation
- TI has established an alternate source

### Benefits

- Facilitate testing of complex circuit board assemblies via a 4-wire test access port
- High-performance, low-power, high-drive, low-noise equivalents of standard ABT buffers/drivers/transceivers
- No system throughput or cycle time penalty for boundary-scan implementation
- Functional equivalents to standard ABT devices offer system and test designers flexible integration options
- Advanced integration, as one UBT™ can replace nearly all common bus-interface logic
- Built-in self-test feature allows easy upgrade for advanced JTAG test applications
- IEEE Standard 1149.1-1990 protocol can be bypassed for applications not requiring boundary scan
- Compatible with complete line of system-level test products including controllers, bus monitors, scan path linkers, scan path selectors, application-specific products, and very large-scale integration products
- Standardization that comes from a common-product approach

Today's designs are based on ever-more complex ICs, fine-pitch packaging, and denser board layouts. These factors limit test access and greatly complicate traditional methods of functional and in-circuit testing. The IEEE 1149.1 (JTAG) boundary-scan test standard was created to address this issue. Texas Instruments has taken a leading role in the industry in supplying logic that integrates IEEE 1149:1 (JTAG) test methods.

Features and benefits of Texas Instruments boundary-scan logic products are on the facing page and a list of available ABT and LVT scannable devices is presented below. Data sheets for the entire family are in the *1994 Boundary-Scan Logic/IEEE 1149.1 (JTAG) Data Book* (literature number SCTD002). Please contact your local TI sales representative or TI authorized distributor for copies.

The following table lists ABT and LVT IEEE 1149.1 (JTAG) devices currently available or planned. Customers interested in learning more about TI's plans for these devices should contact the Advanced System Logic Marketing hotline at (214) 997-5202.

DEVICE	PIN COUNT	DESCRIPTION
'ABT8245	24	8-Bit Bus Transceiver
'ABT8543	28	8-Bit Latched Transceiver
'ABT8646	28	8-Bit Transceiver and Register
'ABT8652	28	8-Bit Transceiver and Register
'ABT8952	28	8-Bit Clocked Transceiver
'ABT8996	24	Back-Plane Addressing
'ABT18245	56	18-Bit Bus Transceiver
'ABT18502	64	18-Bit Universal Bus Transceiver
'ABTH18502A†	64	18-Bit Universal Bus Transceiver
'ABT18504	64	20-Bit Universal Bus Transceiver
'ABTH18504A†	64	20-Bit Universal Bus Transceiver
'ABT8240	24	Scan Test Device With Octal Driver
'ABT8244	24	Scan Test Device With Octal Buffer
'ABT8373	24	Scan Test Device With Octal Latch
'ABT8374	24	Scan Test Device With Octal Flip-Flop
'ABT18640	56	Scan Test Device With 18-Bit Inverting Bus Transceiver
'ABT18646	64	18-Bit Transceiver and Register
'ABTH18646A†	64	18-Bit Transceiver and Register
'ABT18652	64	18-Bit Transceiver and Register
'ABTH18652A†	64	18-Bit Transceiver and Register
'LVT18245	56	18-Bit Bus Transceiver
'LVT18502	64	18-Bit Universal Bus Transceiver
'LVT18504	64	20-Bit Universal Bus Transceiver
'LVT18646	64	18-Bit Transceiver and Register
'LVT18652	64	18-Bit Transceiver and Register

† With the exception of the 'ABT18245, the 'ABT18XXX family is being redesigned in order to enhance test-mode and normal-mode operation. Therefore, the 'ABTH18XXXXA devices are recommended for new designs.



<b>General Information</b>	<b>1</b>
<b>ABT Octals</b>	<b>2</b>
<b>ABT Widebus™</b>	<b>3</b>
<b>ABTE/ETL Widebus™</b>	<b>4</b>
<b>ABT Widebus+™</b>	<b>5</b>
<b>ABT Memory Drivers</b>	<b>6</b>
<b>Futurebus+/BTL Transceivers</b>	<b>7</b>
<b>IEEE 1149.1 (JTAG) Boundary-Scan Logic</b>	<b>8</b>
<b>LVT Octals</b>	<b>9</b>
<b>LVT Widebus™</b>	<b>10</b>
<b>LVT Memory Drivers</b>	<b>11</b>
<b>GTL Widebus™</b>	<b>12</b>
<b>Application Notes and Articles</b>	<b>13</b>
<b>Characterization Information</b>	<b>14</b>
<b>Mechanical Data</b>	<b>15</b>

# Contents


		<b>Page</b>
'LVT125	3.3-V ABT Quadruple Bus Buffers .....	9-3
'LVT240	3.3-V ABT Octal Buffers/Drivers .....	9-9
'LVTZ240	3.3-V ABT Octal Buffers/Drivers .....	9-15
'LVT241	3.3-V ABT Octal Buffers/Drivers .....	9-21
'LVT244	3.3-V ABT Octal Buffers/Drivers .....	9-27
'LVTZ244	3.3-V ABT Octal Buffers/Drivers .....	9-33
'LVT245	3.3-V ABT Octal Bus Transceivers .....	9-39
'LVTZ245	3.3-V ABT Octal Bus Transceivers .....	9-45
'LVT273	3.3-V ABT Octal D-Type Flip-Flops .....	9-51
'LVT543	3.3-V ABT Octal Registered Transceivers .....	9-57
'LVT573	3.3-V ABT Octal Transparent D-Type Latches .....	9-65
'LVT574	3.3-V ABT Octal Edge-Triggered D-Type Flip-Flops .....	9-71
'LVT639	3.3-V ABT Octal Bus Transceivers .....	9-77
'LVT646	3.3-V ABT Octal Bus Transceivers and Registers .....	9-83
'LVT652	3.3-V ABT Octal Bus Transceivers and Registers .....	9-93
'LVT760	3.3-V ABT Octal Buffers/Drivers .....	9-103
'LVT2952	3.3-V ABT Octal Bus Transceivers and Registers .....	9-107

# SN54LVT125, SN74LVT125 3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS


SCBS133C - MAY 1992 - REVISED JULY 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs

SN54LVT125... J PACKAGE  
SN74LVT125... D, DB, OR PW PACKAGE  
(TOP VIEW)



SN54LVT125... FK PACKAGE  
(TOP VIEW)



NC - No internal connection

## description

These bus buffers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT125 features independent line drivers with 3-state outputs. Each output is in the high-impedance state when the associated output-enable ( $\overline{OE}$ ) input is high.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT125 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT125 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74LVT125 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

FUNCTION TABLE  
(each buffer)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated




# SN54LVT125, SN74LVT125

## 3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS


SCBS133C - MAY 1992 - REVISED JULY 1994

### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, and PW packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVT125 .....	96 mA
SN74LVT125 .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVT125 .....	48 mA
SN74LVT125 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): D package .....	1.25 W
DB or PW package .....	0.5 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .
  3. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**SN54LVT125, SN74LVT125**  
**3.3-V ABT QUADRUPLE BUS BUFFERS**  
**WITH 3-STATE OUTPUTS**

SCBS133C – MAY 1992 – REVISED JULY 1994

**recommended operating conditions (see Note 4)**

		SN54LVT125		SN74LVT125		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage		5.5		5.5	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54LVT125, SN74LVT125 3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

SCBS133C – MAY 1992 – REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT125		SN74LVT125		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$				-1.2		V	
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
	$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$ , $I_{OH} = -24\text{ mA}$		2		2			
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$			0.2	0.2	V	
		$I_{OL} = 24\text{ mA}$			0.5	0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4	0.4		
		$I_{OL} = 32\text{ mA}$			0.5	0.5		
		$I_{OL} = 48\text{ mA}$			0.55			
		$I_{OL} = 64\text{ mA}$				0.55		
$I_I$	$V_{CC} = 0\text{ or MAX}^\ddagger$ , $V_I = 5.5\text{ V}$				10	10	$\mu\text{A}$	
	$V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}\text{ or GND}$	Control pins		$\pm 1$	$\pm 1$		
		$V_I = V_{CC}$	Data pins		1	1		
		$V_I = 0$			-5	-5		
$I_{off}$	$V_{CC} = 0$ , $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					$\pm 100$	$\mu\text{A}$	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	Data inputs		75		$\mu\text{A}$	
		$V_I = 2\text{ V}$			-75	-75		
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$				5	5	$\mu\text{A}$	
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$				-5	-5	$\mu\text{A}$	
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$	$I_O = 0$	Outputs high	0.12	0.19	0.12	0.19	mA
			Outputs low	4.5	7	4.5	7	
			Outputs disabled	0.12	0.19	0.12	0.19	
$\Delta I_{CC}^\S$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$				0.3	0.2	mA	
$C_I$	$V_I = 3\text{ V or }0$				4	4	pF	
$C_O$	$V_O = 3\text{ V or }0$				8	8	pF	

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

**SN54LVT125, SN74LVT125**  
**3.3-V ABT QUADRUPLE BUS BUFFERS**  
**WITH 3-STATE OUTPUTS**

SCBS133C – MAY 1992 – REVISED JULY 1994

switching characteristics over recommended operating free-air temperature range,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT125				SN74LVT125				UNIT	
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
$t_{PLH}$	A	Y	1	4.2		4.7	1	2.7	4		4.5	ns
$t_{PHL}$			1	4.1		5.1	1	2.9	3.9		4.9	
$t_{PZH}$	$\overline{OE}$	Y	1	4.9		6.2	1	3.4	4.7		6	ns
$t_{PZL}$			1.1	4.9		6.7	1.1	3.4	4.7		6.5	
$t_{PHZ}$	$\overline{OE}$	Y	1.8	6.3		5.9	1.8	3.7	5.1		5.7	ns
$t_{PLZ}$			1.3	4.7		4.2	1.3	2.6	4.5		4	

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

**SN54LVT125, SN74LVT125**  
**3.3-V ABT QUADRUPLE BUS BUFFERS**  
**WITH 3-STATE OUTPUTS**


SCBS133C – MAY 1992 – REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.


**Figure 1. Load Circuit and Voltage Waveforms**

# SN54LVT240, SN74LVT240 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS134E – SEPTEMBER 1992 – REVISED JULY 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 0.8$  V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs

SN54LVT240 . . . J PACKAGE  
SN74LVT240 . . . DB, DW, OR PW PACKAGE  
(TOP VIEW)



SN54LVT240 . . . FK PACKAGE  
(TOP VIEW)



## description

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The LVT240 is organized as two 4-bit buffer/line drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT240 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT240 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74LVT240 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .


**SN54LVT240, SN74LVT240**  
**3.3-V ABT OCTAL BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS134E - SEPTEMBER 1992 - REVISED JULY 1994

**FUNCTION TABLE**  
(each buffer)


INPUTS		OUTPUT Y
OE	A	
L	H	L
L	L	H
H	X	Z

**logic symbol†**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)**



# SN54LVT240, SN74LVT240 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS134E – SEPTEMBER 1992 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	–0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	–0.5 V to 7 V
Current into any output in the low state, $I_{O}$ : SN54LVT240 .....	96 mA
SN74LVT240 .....	128 mA
Current into any output in the high state, $I_{O}$ (see Note 2): SN54LVT240 .....	48 mA
SN74LVT240 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package .....	0.6 W
DW package .....	1.6 W
PW package .....	0.7 W
Storage temperature range .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .
  3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 4)

		SN54LVT240		SN74LVT240		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage		5.5		5.5	V
$I_{OH}$	High-level output current		–24		–32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.



**SN54LVT240, SN74LVT240**  
**3.3-V ABT OCTAL BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS134E - SEPTEMBER 1992 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54LVT240		SN74LVT240		UNIT
			MIN	TYP†	MAX	MIN	
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$				-1.2	-1.2	V
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V
	$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4		2.4		
	$V_{CC} = 3\text{ V}$		2		2		
$V_{OL}$	$V_{CC} = 2.7\text{ V}$		$I_{OL} = 100\ \mu\text{A}$		0.2		V
			$I_{OL} = 24\text{ mA}$		0.5		
	$V_{CC} = 3\text{ V}$		$I_{OL} = 16\text{ mA}$		0.4		
			$I_{OL} = 32\text{ mA}$		0.5		
			$I_{OL} = 48\text{ mA}$		0.55		
			$I_{OL} = 64\text{ mA}$		0.55		
$I_I$	$V_{CC} = 0\text{ or MAX}^\ddagger$ , $V_I = 5.5\text{ V}$				10		$\mu\text{A}$
	$V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}\text{ or GND}$	Control pins	$\pm 1$			
		$V_I = V_{CC}$	Data pins	1			
		$V_I = 0$		-5			
$I_{off}$	$V_{CC} = 0$ , $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				$\pm 100$		$\mu\text{A}$
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$		$V_I = 0.8\text{ V}$		75		$\mu\text{A}$
			$V_I = 2\text{ V}$		-75		
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$		5		5		$\mu\text{A}$
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$		-5		-5		$\mu\text{A}$
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$ , $I_O = 0$		Outputs high		0.12 0.19		$\text{mA}$
			Outputs low		8.6 12		
			Outputs disabled		0.12 0.19		
$\Delta I_{CC}^\S$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$		0.2		0.2		$\text{mA}$
$C_i$	$V_I = 3\text{ V or }0$		4		4		$\text{pF}$
$C_o$	$V_O = 3\text{ V or }0$		8		8		$\text{pF}$

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75285

# SN54LVT240, SN74LVT240 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS134E - SEPTEMBER 1992 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT240				SN74LVT240				UNIT	
			$V_{CC} = 3.3$ V $\pm 0.3$ V		$V_{CC} = 2.7$ V		$V_{CC} = 3.3$ V $\pm 0.3$ V		$V_{CC} = 2.7$ V			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
$t_{PLH}$	A	Y	1	4.2		5.2	1	2.9	4.1		5.2	ns
$t_{PHL}$			1.3	3.7		4.1	1.3	2.5	3.5		4	
$t_{PZH}$	$\overline{OE}$	Y	1.2	4.7		5.7	1.2	3.2	4.6		5.6	ns
$t_{PZL}$			1.5	4.8		5.9	1.4	3.5	4.7		5.8	
$t_{PHZ}$	$\overline{OE}$	Y	2	5.3		5.7	2	3.6	5.2		5.5	ns
$t_{PLZ}$			1.9	4.6		4.6	1.9	3.2	4.4		4.4	

† All typical values are at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$ .

**SN54LVT240, SN74LVT240**  
**3.3-V ABT OCTAL BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS134E - SEPTEMBER 1992 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

# SN54LVTZ240, SN74LVTZ240 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS301A – SEPTEMBER 1993 – REVISED JULY 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs

## description

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.


The 1LVTZ240 is organized as two 4-bit line drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.


The SN74LVTZ240 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVTZ240 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74LVTZ240 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54LVTZ240 . . . J PACKAGE  
SN74LVTZ240 . . . DB, DW, OR PW PACKAGE  
(TOP VIEW)



SN54LVTZ240 . . . FK PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each buffer)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	L
L	L	H
H	X	Z

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

**SN54LVTZ240, SN74LVTZ240**  
**3.3-V ABT OCTAL BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS301A - SEPTEMBER 1993 - REVISED JULY 1994

**logic symbol†**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)**



# SN54LVTZ240, SN74LVTZ240 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS301A – SEPTEMBER 1993 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) ....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVTZ240 .....	96 mA
SN74LVTZ240 .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVTZ240 .....	48 mA
SN74LVTZ240 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package .....	0.6 W
DW package .....	1.6 W
PW package .....	0.7 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.  
 For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions

		SN54LVTZ240		SN74LVTZ240		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage		5.5		5.5	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LVTZ240, SN74LVTZ240**  
**3.3-V ABT OCTAL BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS301A – SEPTEMBER 1993 – REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54LVTZ240		SN74LVTZ240		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$		-1.2		-1.2		V	
$V_{OH}$	$V_{CC} = \text{MIN to MAX}‡$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		V	
	$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2					
$I_{OH} = -32\text{ mA}$				2				
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2	0.2	V	
		$I_{OL} = 24\text{ mA}$			0.5	0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4	0.4		
		$I_{OL} = 32\text{ mA}$			0.5	0.5		
		$I_{OL} = 48\text{ mA}$			0.55			
		$I_{OL} = 64\text{ mA}$				0.55		
$I_I$	$V_{CC} = 0\text{ or MAX}‡$ , $V_I = 5.5\text{ V}$				10	10	$\mu\text{A}$	
	$V_{CC} = 0\text{ to }3.6\text{ V}$	$V_I = V_{CC}\text{ or GND}$	Control pins			$\pm 1$		$\pm 1$
		$V_I = V_{CC}$	Data pins			1		1
		$V_I = 0$						-5
$I_{off}$	$V_{CC} = 0\text{ V}$ , $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$						$\pm 100$	$\mu\text{A}$
$I_{OZPU}§$	$V_{CC} = 0\text{ to }1.5\text{ V}$ , $V_O = 0.5\text{ V to }3\text{ V}$ , $\overline{OE} = X$						$\pm 50$	$\mu\text{A}$
$I_{OZPD}§$	$V_{CC} = 1.5\text{ V to }0$ , $V_O = 0.5\text{ V to }3\text{ V}$ , $\overline{OE} = X$						$\pm 50$	$\mu\text{A}$
$I_{I(\text{hold})}$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A inputs	75		75		$\mu\text{A}$
		$V_I = 2\text{ V}$		-75		-75		
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$				5	5	$\mu\text{A}$	
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$				-5	-5	$\mu\text{A}$	
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$	$I_O = 0$	Outputs high	0.12	0.5	0.12	0.225	mA
			Outputs low	8.6	14	8.6	12	
			Outputs disabled	0.12	0.5	0.12	0.225	
$\Delta I_{CC}¶$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$				0.3		0.2	mA
$C_i$	$V_I = 3\text{ V or }0$				4		4	pF
$C_o$	$V_O = 3\text{ V or }0$				8		8	pF

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This parameter is specified by characterization.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54LVTZ240, SN74LVTZ240 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS301A – SEPTEMBER 1993 – REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTZ240				SN74LVTZ240				UNIT	
			$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
$t_{PLH}$	A	Y	1	4.5		5.4	1	2.5	4.3		5.2	ns
$t_{PHL}$			1	4.5		5.2	1	2.5	4.3		5	
$t_{PZH}$	$\overline{OE}$	Y	1	5.4		6.5	1	2.7	5.2		6.3	ns
$t_{PZL}$			1	5.4		7.4	1	3.1	5.2		6.7	
$t_{PHZ}$	$\overline{OE}$	Y	2	5.8		6.5	2	3.9	5.6		6.3	ns
$t_{PLZ}$			1.6	5.3		5.8	1.6	3.2	5.1		5.6	


† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .



**SN54LVTZ240, SN74LVTZ240**  
**3.3-V ABT OCTAL BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS301A – SEPTEMBER 1993 – REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

# SN54LVT241, SN74LVT241 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCAS352A – MARCH 1994 – REVISED JULY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs

## description

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The LVT241 is organized as two 4-bit line drivers with separate output-enable ( $1\overline{OE}$ ,  $2OE$ ) inputs. When  $1\overline{OE}$  is low or  $2OE$  is high, the device passes data from the A inputs to the Y outputs. When  $1\overline{OE}$  is high or  $2OE$  is low, the outputs are in the high-impedance state.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.


The SN74LVT241 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT241 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74LVT241 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54LVT241 ... J PACKAGE  
SN74LVT241 ... DB, DW, OR PW PACKAGE  
(TOP VIEW)



SN54LVT241 ... FK PACKAGE  
(TOP VIEW)



PRODUCT PREVIEW

**SN54LVT241, SN74LVT241**  
**3.3-V ABT OCTAL BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**


SCAS352A - MARCH 1994 - REVISED JULY 1994

FUNCTION TABLES


INPUTS		OUTPUT
1OE	1A	1Y
L	H	H
L	L	L
H	X	Z

INPUTS		OUTPUT
2OE	2A	2Y
H	H	H
H	L	L
L	X	Z

logic symbol



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW

# SN54LVT241, SN74LVT241 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCAS352A - MARCH 1994 - REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVT241 .....	96 mA
SN74LVT241 .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVT241 .....	48 mA
SN74LVT241 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package .....	0.6 W
DW package .....	1.6 W
PW package .....	0.7 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 4)

		SN54LVT241		SN74LVT241		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage		5.5		5.5	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

**PRODUCT PREVIEW**



**SN54LVT241, SN74LVT241**  
**3.3-V ABT OCTAL BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCAS352A – MARCH 1994 – REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54LVT241		SN74LVT241		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$				-1.2		V	
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
	$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2		2			
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2		0.2	
		$I_{OL} = 24\text{ mA}$			0.5		0.5	
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4		0.4	
		$I_{OL} = 32\text{ mA}$			0.5		0.5	
		$I_{OL} = 48\text{ mA}$			0.55			
		$I_{OL} = 64\text{ mA}$					0.55	
$I_I$	$V_{CC} = 0\text{ or MAX}^\ddagger$ , $V_I = 5.5\text{ V}$				10		10	
	$V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}\text{ or GND}$	Control pins			$\pm 1$		$\mu\text{A}$
		$V_I = V_{CC}$	Data pins			1		1
		$V_I = 0$				-5		-5
$I_{off}$	$V_{CC} = 0$ ,	$V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				$\pm 100$		$\mu\text{A}$
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A inputs	75		75		$\mu\text{A}$
		$V_I = 2\text{ V}$		-75		-75		
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ ,	$V_O = 3\text{ V}$		5		5		$\mu\text{A}$
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ ,	$V_O = 0.5\text{ V}$		-5		-5		$\mu\text{A}$
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$	$I_O = 0$ ,	Outputs high	0.12	0.5	0.12	0.19	mA
			Outputs low	8.6	14	8.6	12	
			Outputs disabled	0.12	0.5	0.12	0.19	
$\Delta I_{CC}^\S$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$		One input at $V_{CC} - 0.6\text{ V}$ ,		0.3		0.2	mA
$C_i$	$V_I = 3\text{ V or }0$				4		4	pF
$C_o$	$V_O = 3\text{ V or }0$				8		8	pF

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW



**SN54LVT241, SN74LVT241**  
**3.3-V ABT OCTAL BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCAS352A – MARCH 1994 – REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT241				SN74LVT241				UNIT	
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			$V_{CC} = 2.7 \text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
$t_{PLH}$	A	Y	1	4.7	5.2		1	2.2	4.3	5		ns
$t_{PHL}$			1	4.4	5.4		1	2.3	4.2	5.2		
$t_{PZH}$	$\overline{OE}$ or OE	Y	1.3	5.4	6.5		1.4	2.8	5.2	6.3		ns
$t_{PZL}$			1.5	5.4	7.6		1.6	2.8	5.2	6.7		
$t_{PHZ}$	$\overline{OE}$ or OE	Y	1.8	7.3	8.3		1.9	3.2	6.6	7.7		ns
$t_{PLZ}$			1.9	6.2	7.4		2	3.1	6	7.1		


† All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

PRODUCT PREVIEW

**SN54LVT241, SN74LVT241**  
**3.3-V ABT OCTAL BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**


SCAS352A – MARCH 1994 – REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

**PRODUCT PREVIEW**



# SN54LVT244, SN74LVT244A 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCAS354A – FEBRUARY 1994 – REVISED JULY 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and Ceramic (J) DIPs

## description

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The SN54LVT244 and SN74LVT244A are organized as two 4-bit line drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74LVT244A is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT244 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74LVT244A is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54LVT244 ... J OR W PACKAGE  
SN74LVT244A ... DB, DW, OR PW PACKAGE  
(TOP VIEW)



SN54LVT244 ... FK PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each buffer)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated



**SN54LVT244, SN74LVT244A**  
**3.3-V ABT OCTAL BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**


SCAS354A - FEBRUARY 1994 - REVISED JULY 1994

**logic symbol†**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)**



**SN54LVT244, SN74LVT244A**  
**3.3-V ABT OCTAL BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCAS354A – FEBRUARY 1994 – REVISED JULY 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVT244 .....	96 mA
SN74LVT244A .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVT244 .....	48 mA
SN74LVT244A .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package .....	0.6 W
DW package .....	1.6 W
PW package .....	0.7 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.  
 For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



**SN54LVT244, SN74LVT244A**  
**3.3-V ABT OCTAL BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCAS354A – FEBRUARY 1994 – REVISED JULY 1994

**recommended operating conditions (see Note 4)**

		SN54LVT244		SN74LVT244A		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	2.7	3.6	2.7	3.6	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage		5.5		5.5	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

# SN54LVT244, SN74LVT244A

## 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCAS354A - FEBRUARY 1994 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54LVT244		SN74LVT244A		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_i = -18\text{ mA}$				-1.2		V	
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		V	
	$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2					
$I_{OH} = -32\text{ mA}$				2				
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2	0.2	V	
		$I_{OL} = 24\text{ mA}$			0.5	0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4	0.4		
		$I_{OL} = 32\text{ mA}$			0.5	0.5		
		$I_{OL} = 48\text{ mA}$			0.55			
		$I_{OL} = 64\text{ mA}$				0.55		
$I_i$	$V_{CC} = 0\text{ or MAX}^\ddagger$ , $V_i = 5.5\text{ V}$				50	10	$\mu\text{A}$	
	$V_{CC} = 3.6\text{ V}$	$V_i = V_{CC}\text{ or GND}$	Control pins	$\pm 1$	$\pm 1$			
		$V_i = V_{CC}$	Data pins	1	1			
		$V_i = 0$		-5	-5			
$I_{off}$	$V_{CC} = 0$ , $V_i\text{ or }V_O = 0\text{ to }4.5\text{ V}$					$\pm 100$	$\mu\text{A}$	
$I_i(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_i = 0.8\text{ V}$	A inputs	75	75	$\mu\text{A}$		
		$V_i = 2\text{ V}$		-75	-75			
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$	$V_O = 3\text{ V}$			1	5	$\mu\text{A}$	
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$	$V_O = 0.5\text{ V}$			-1	-5	$\mu\text{A}$	
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_i = V_{CC}\text{ or GND}$	$I_O = 0$	Outputs high	0.12	0.39	0.12	0.19	mA
			Outputs low	8.6	14	8.6	12	
			Outputs disabled	0.12	0.39	0.12	0.19	
$\Delta I_{CC}^\S$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$				0.3	0.2	mA	
$C_i$	$V_i = 3\text{ V or }0$				4	4	pF	
$C_o$	$V_O = 3\text{ V or }0$				8	8	pF	

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

**switching characteristics over recommended operating free-air temperature range,  $C_L = 50\text{ pF}$  (unless otherwise noted) (see Figure 1)**


PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT244				SN74LVT244A				UNIT
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	
$t_{PLH}$	A	Y	0.5	4.7	5.2		1	2.5	4.1	5	
$t_{PHL}$			0.5	4.4	5.4		1	2.5	4.1	5.2	
$t_{PZH}$	$\overline{OE}$	Y	0.8	5.4	6.5		1	2.7	5.2	6.3	
$t_{PZL}$			0.8	5.4	7.6		1.1	3.1	5.2	6.7	
$t_{PHZ}$	$\overline{OE}$	Y	1.5	6.2	6.9		1.9	3.9	5.6	6.3	
$t_{PLZ}$			1.2	5.5	6		1.8	3.2	5.1	5.6	



**SN54LVT244, SN74LVT244A**  
**3.3-V ABT OCTAL BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**


SCAS354A – FEBRUARY 1994 – REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

# SN54LVTZ244, SN74LVTZ244 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS302A – SEPTEMBER 1993 – REVISED JULY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs

## description

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.


The LVTZ244 is organized as two 4-bit line drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.


The SN74LVTZ244 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVTZ244 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74LVTZ244 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54LVTZ244 . . . J PACKAGE  
SN74LVTZ244 . . . DB, DW, OR PW PACKAGE  
(TOP VIEW)



SN54LVTZ244 . . . FK PACKAGE  
(TOP VIEW)




FUNCTION TABLE  
(each buffer)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

**SN54LVTZ244, SN74LVTZ244**  
**3.3-V ABT OCTAL BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS302A - SEPTEMBER 1993 - REVISED JULY 1994

**logic symbol†**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)**



# SN54LVTZ244, SN74LVTZ244 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS302A – SEPTEMBER 1993 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVTZ244 .....	96 mA
SN74LVTZ244 .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVTZ244 .....	48 mA
SN74LVTZ244 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package .....	0.6 W
DW package .....	1.6 W
PW package .....	0.7 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.  
 For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions

		SN54LVTZ244		SN74LVTZ244		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage		5.5		5.5	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		$\mu\text{s}/\text{V}$
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



**SN54LVTZ244, SN74LVTZ244**  
**3.3-V ABT OCTAL BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS302A – SEPTEMBER 1993 – REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVTZ244		SN74LVTZ244		UNIT	
			MIN	TYPT†	MAX	MIN		TYPT†
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$		-1.2		-1.2		V	
$V_{OH}$	$V_{CC} = \text{MIN to MAX}‡$ , $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
	$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2					
$I_{OH} = -32\text{ mA}$				2				
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$	0.2		0.2		V	
		$I_{OL} = 24\text{ mA}$	0.5		0.5			
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$	0.4		0.4			
		$I_{OL} = 32\text{ mA}$	0.5		0.5			
		$I_{OL} = 48\text{ mA}$	0.55					
		$I_{OL} = 64\text{ mA}$			0.55			
$I_I$	$V_{CC} = 0\text{ or MAX}‡$ , $V_I = 5.5\text{ V}$		10		10		$\mu\text{A}$	
	$V_{CC} = 0\text{ to }3.6\text{ V}$	$V_I = V_{CC}\text{ or GND}$	Control pins	$\pm 1$	$\pm 1$			
		$V_I = V_{CC}$	Data pins	1	1			
		$V_I = 0$		-5	-5			
$I_{off}$	$V_{CC} = 0\text{ V}$ , $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				$\pm 100$		$\mu\text{A}$	
$I_{OZPU}§$	$V_{CC} = 0\text{ V to }1.5\text{ V}$ , $V_O = 0.5\text{ V to }3\text{ V}$ , $\overline{OE} = X$				$\pm 50$		$\mu\text{A}$	
$I_{OZPD}§$	$V_{CC} = 1.5\text{ V to }0$ , $V_O = 0.5\text{ V to }3\text{ V}$ , $\overline{OE} = X$				$\pm 50$		$\mu\text{A}$	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A inputs	75	75		$\mu\text{A}$	
		$V_I = 2\text{ V}$		-75	-75			
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$		5		5		$\mu\text{A}$	
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$		-5		-5		$\mu\text{A}$	
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$ , $I_O = 0$ ,		Outputs high	0.12	0.5	0.12	0.225	mA
			Outputs low	8.6	14	8.6	12	
			Outputs disabled	0.12	0.5	0.12	0.225	
$\Delta I_{CC}¶$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$		0.3		0.2		mA	
$C_i$	$V_I = 3\text{ V or }0$		4		4		pF	
$C_o$	$V_O = 3\text{ V or }0$		8		8		pF	

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This parameter is specified by characterization.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LVTZ244, SN74LVTZ244**  
**3.3-V ABT OCTAL BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS302A – SEPTEMBER 1993 – REVISED JULY 1994

switching characteristics over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTZ244				SN74LVTZ244				UNIT	
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
$t_{PLH}$	A	Y	1	4.7		5.2	1	2.5	4.1		5	ns
$t_{PHL}$			1	4.4		5.4	1	2.5	4.1		5.2	
$t_{PZH}$	$\overline{OE}$	Y	1	5.4		6.5	1	2.7	5.2		6.3	ns
$t_{PZL}$			1.1	5.4		7.6	1.1	3.1	5.2		6.7	
$t_{PHZ}$	$\overline{OE}$	Y	1.9	6.2		6.9	1.9	3.9	5.6		6.3	ns
$t_{PLZ}$			1.8	5.5		6	1.8	3.2	5.1		5.6	

† All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

**SN54LVTZ244, SN74LVTZ244**  
**3.3-V ABT OCTAL BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS302A – SEPTEMBER 1993 – REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	6 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

# SN54LVT245, SN74LVT245 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS130E – MAY 1992 – REVISED JULY 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and Ceramic (J) DIPs

## description

These octal bus transceivers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The LVT245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so the buses are effectively isolated.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74LVT245 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT245 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74LVT245 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54LVT245 . . . J OR W PACKAGE  
SN74LVT245 . . . DB, DW, OR PW PACKAGE  
(TOP VIEW)



SN54LVT245 . . . FK PACKAGE  
(TOP VIEW)




FUNCTION TABLE

INPUTS		OPERATION
$\overline{OE}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

# SN54LVT245, SN74LVT245 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS130E - MAY 1992 - REVISED JULY 1994

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_{OL}$ : SN54LVT245 .....	96 mA
SN74LVT245 .....	128 mA
Current into any output in the high state, $I_{OH}$ (see Note 2): SN54LVT245 .....	48 mA
SN74LVT245 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package .....	0.6 W
DW package .....	1.6 W
PW package .....	0.7 W
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



**SN54LVT245, SN74LVT245**  
**3.3-V ABT OCTAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS130E – MAY 1992 – REVISED JULY 1994

**recommended operating conditions (see Note 4)**

		SN54LVT245		SN74LVT245		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	2.7	3.6	2.7	3.6	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage		5.5		5.5	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

**SN54LVT245, SN74LVT245**  
**3.3-V ABT OCTAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS130E - MAY 1992 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT245		SN74LVT245		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$				-1.2		V	
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
	$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2					
		$I_{OH} = -32\text{ mA}$			2			
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2	0.2	V	
		$I_{OL} = 24\text{ mA}$			0.5	0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4	0.4		
		$I_{OL} = 32\text{ mA}$			0.5	0.5		
		$I_{OL} = 48\text{ mA}$			0.55			
		$I_{OL} = 64\text{ mA}$				0.55		
$I_I$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}$ or GND	Control pins			$\pm 1$	$\pm 1$	$\mu\text{A}$	
			$V_{CC} = 0$ or $\text{MAX}^\ddagger$ , $V_I = 5.5\text{ V}$		10	10		
	$V_{CC} = 3.6\text{ V}$	A or B ports§	$V_I = 5.5\text{ V}$			100		20
			$V_I = V_{CC}$			5		5
		$V_I = 0$				-10		-10
$I_{off}$	$V_{CC} = 0$ , $V_I$ or $V_O = 0$ to $4.5\text{ V}$				$\pm 100$		$\mu\text{A}$	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	A or B ports	$V_I = 0.8\text{ V}$		75	75	$\mu\text{A}$	
			$V_I = 2\text{ V}$		-75	-75		
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$				1	1	$\mu\text{A}$	
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$				-1	-1	$\mu\text{A}$	
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}$ or GND	$I_O = 0$ ,	Outputs high	0.13	0.5	0.13	0.19	mA
			Outputs low	8.8	14	8.8	12	
			Outputs disabled	0.13	0.5	0.13	0.19	
$\Delta I_{CC}^\parallel$	$V_{CC} = 3\text{ V to } 3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}$ or GND				0.3	0.2	mA	
$C_i$	$V_I = 3\text{ V or } 0$				4	4	pF	
$C_{iO}$	$V_O = 3\text{ V or } 0$				10	10	pF	

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at  $V_{CC}$  or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.



**SN54LVT245, SN74LVT245**  
**3.3-V ABT OCTAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS130E – MAY 1992 – REVISED JULY 1994

switching characteristics over recommended operating free-air temperature range,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT245				SN74LVT245				UNIT	
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$			$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
$t_{PLH}$	A or B	B or A	0.5	4.4	5.2		1	2.4	4	4.7		ns
$t_{PHL}$			0.5	4.2	4.8		1	2.4	4	4.6		
$t_{PZH}$	$\overline{OE}$	A or B	0.8	5.9	7.3		1.1	3.4	5.5	7.1		ns
$t_{PZL}$			1	5.9	7.2		1.5	3.6	5.5	6.5		
$t_{PHZ}$	$\overline{OE}$	A or B	1.5	6.5	7.2		2.2	4.3	5.9	6.5		ns
$t_{PLZ}$			1.5	6.1	6.5		2	3.5	4.8	4.8		


† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .



# SN54LVT245, SN74LVT245 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS130E - MAY 1992 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

# SN54LVTZ245, SN74LVTZ245 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS303A – DECEMBER 1993 – REVISED JULY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs

## description

These octal bus transceivers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.


The 'LVTZ245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so the buses are effectively isolated.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.


The SN74LVTZ245 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVTZ245 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74LVTZ245 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54LVTZ245 ... J PACKAGE  
SN74LVTZ245 ... DB, DW, OR PW PACKAGE  
(TOP VIEW)



SN54LVTZ245 ... FK PACKAGE  
(TOP VIEW)



FUNCTION TABLE

INPUTS		OPERATION
$\overline{OE}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation


# SN54LVTZ245, SN74LVTZ245

## 3.3-V ABT OCTAL BUS TRANSCEIVERS


### WITH 3-STATE OUTPUTS

SCBS303A - DECEMBER 1993 - REVISED JULY 1994

#### logic symbol



#### logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVTZ245 .....	96 mA
SN74LVTZ245 .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVTZ245 .....	48 mA
SN74LVTZ245 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package .....	0.6 W
DW package .....	1.6 W
PW package .....	0.7 W
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .
  3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

PRODUCT PREVIEW



**SN54LVTZ245, SN74LVTZ245**  
**3.3-V ABT OCTAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS303A – DECEMBER 1993 – REVISED JULY 1994

**recommended operating conditions**

		SN54LVTZ245		SN74LVTZ245		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	2.7	3.6	2.7	3.6	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage		5.5		5.5	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate	200		200		μs/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

**PRODUCT PREVIEW**



**SN54LVTZ245, SN74LVTZ245**  
**3.3-V ABT OCTAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS303A - DECEMBER 1993 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54LVTZ245		SN74LVTZ245		UNIT		
			MIN	TYP†	MAX	MIN		TYP†	MAX
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$		-1.2		-1.2		V		
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V		
	$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4		2.4				
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2		2				
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$	0.2		0.2		V		
		$I_{OL} = 24\text{ mA}$	0.5		0.5				
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$	0.4		0.4				
		$I_{OL} = 32\text{ mA}$	0.5		0.5				
		$I_{OL} = 48\text{ mA}$	0.55		0.55				
$I_I$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}$ or GND	Control pins	$\pm 1$		$\pm 1$		$\mu\text{A}$		
			$V_{CC} = 0$ or $\text{MAX}^\ddagger$ , $V_I = 5.5\text{ V}$	10		10			
	$V_{CC} = 3.6\text{ V}$	A or B ports§	100		20				
			$V_I = V_{CC}$	5		5			
	$V_I = 0$	-10		-10					
$I_{off}$	$V_{CC} = 0$ , $V_I$ or $V_O = 0$ to $4.5\text{ V}$				$\pm 100$		$\mu\text{A}$		
$I_{OZPU}^\parallel$	$V_{CC} = 0$ to $1.5\text{ V}$ , $V_O = 0.5\text{ V}$ to $3\text{ V}$ , $\overline{OE} = X$				$\pm 50$		$\mu\text{A}$		
$I_{OZPD}^\parallel$	$V_{CC} = 1.5\text{ V}$ to $0$ , $V_O = 0.5\text{ V}$ to $3\text{ V}$ , $\overline{OE} = X$				$\pm 50$		$\mu\text{A}$		
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	A or B ports	75		75		$\mu\text{A}$		
			-75		-75				
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$		1		1		$\mu\text{A}$		
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$		-1		-1		$\mu\text{A}$		
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}$ or GND	$I_O = 0$	Outputs high		0.13	0.5	0.13	0.19	mA
			Outputs low		8.8	14	8.8	12	
			Outputs disabled		0.13	0.5	0.13	0.19	
$\Delta I_{CC}^\#$	$V_{CC} = 3\text{ V}$ to $3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}$ or GND		0.3		0.2		mA		
$C_i$	$V_I = 3\text{ V}$ or $0$		4		4		pF		
$C_{io}$	$V_O = 3\text{ V}$ or $0$		10		10		pF		

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at  $V_{CC}$  or GND

¶ This parameter is specified by characterization.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW



**SN54LVTZ245, SN74LVTZ245**  
**3.3-V ABT OCTAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS303A – DECEMBER 1993 – REVISED JULY 1994

switching characteristics over recommended operating free-air temperature range,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTZ245				SN74LVTZ245				UNIT	
			$V_{CC} = 3.3$ V $\pm 0.3$ V		$V_{CC} = 2.7$ V		$V_{CC} = 3.3$ V $\pm 0.3$ V			$V_{CC} = 2.7$ V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
$t_{PLH}$	A or B	B or A	1	4.6		5.3	1	2.5	4		5.2	ns
$t_{PHL}$			1	4.1		5.7	1	2.5	4		5.5	
$t_{PZH}$	$\overline{OE}$	A or B	1.1	6.1		7.2	1.1	3.3	5.9		7.1	ns
$t_{PZL}$			1.5	6.6		8	1.5	3.8	6.5		7.9	
$t_{PHZ}$	$\overline{OE}$	A or B	2.2	6.2		7	2.2	4.3	5.9		6.5	ns
$t_{PLZ}$			2	6.3		5.9	2	3.9	5.5		5.6	


† All typical values are at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$ .

PRODUCT PREVIEW

**SN54LVTZ245, SN74LVTZ245**  
**3.3-V ABT OCTAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS303A – DECEMBER 1993 – REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**


PRODUCT PREVIEW

# SN54LVT273, SN74LVT273 3.3-V ABT OCTAL D-TYPE FLIP-FLOPS WITH CLEAR


SCBS136D – MAY 1992 – REVISED JULY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- Buffered Clock and Direct Clear Inputs
- Individual Data Input to Each Flip-Flop
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs

SN54LVT273... J PACKAGE  
SN74LVT273... DB, DW, OR PW PACKAGE  
(TOP VIEW)



SN54LVT273... FK PACKAGE  
(TOP VIEW)



## description

These octal D-type flip-flops are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT273 is a positive-edge-triggered flip-flop with a direct clear input. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVT273 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT273 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74LVT273 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated




**SN54LVT273, SN74LVT273**  
**3.3-V ABT OCTAL D-TYPE FLIP-FLOPS**  
**WITH CLEAR**

SCBS136D - MAY 1992 - REVISED JULY 1994

**FUNCTION TABLE**  
 (each flip-flop)


INPUTS			OUTPUT
CLR	CLK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	H or L	X	Q <sub>0</sub>

**logic symbol†**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)**



# SN54LVT273, SN74LVT273 3.3-V ABT OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCBS136D – MAY 1992 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVT273 .....	96 mA
SN74LVT273 .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVT273 .....	48 mA
SN74LVT273 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package .....	0.6 W
DW package .....	1.6 W
PW package .....	0.7 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .
  3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 4)

	SN54LVT273		SN74LVT273		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$ High-level input voltage	2		2		V
$V_{IL}$ Low-level input voltage		0.8		0.8	V
$V_I$ Input voltage		5.5		5.5	V
$I_{OH}$ High-level output current		-24		-32	mA
$I_{OL}$ Low-level output current		48		64	mA
$\Delta t/\Delta v$ Input transition rise or fall rate		10		10	ns/V
$T_A$ Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



# SN54LVT273, SN74LVT273

## 3.3-V ABT OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCBS136D – MAY 1992 – REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT273		SN74LVT273		UNIT
			MIN	TYP†	MAX	MIN	
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$		-1.2		-1.2		V
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V
	$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4		2.4		
	$V_{CC} = 3\text{ V}$		2		2		
$V_{OL}$	$V_{CC} = 2.7\text{ V}$		0.2		0.2		V
	$I_{OL} = 100\ \mu\text{A}$		0.5		0.5		
	$I_{OL} = 24\text{ mA}$		0.4		0.4		
	$V_{CC} = 3\text{ V}$		0.5		0.5		
	$I_{OL} = 48\text{ mA}$		0.55		0.55		
$I_I$	$V_{CC} = 0\text{ or MAX}^\ddagger$ , $V_I = 5.5\text{ V}$		10		10		$\mu\text{A}$
	$V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}\text{ or GND}$	Control pins	$\pm 1$	$\pm 1$		
		$V_I = V_{CC}$	Data pins	1	1		
		$V_I = 0$		-5	-5		
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$		75	75	$\mu\text{A}$		
	$V_I = 0.8\text{ V}$		-75	-75			
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$		0.12	0.19	0.12	0.19	mA
	$I_O = 0$		8.6	12	8.6	12	
$\Delta I_{CC}^\S$	$V_{CC} = 3\text{ V to } 3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$		0.2		0.2		mA
$C_i$	$V_I = 3\text{ V or } 0$				4		pF
$C_o$	$V_O = 3\text{ V or } 0$				8		pF

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		SN54LVT273				SN74LVT273				UNIT
		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$f_{\text{clock}}$	Clock frequency					0	150			MHz
$t_w$	Pulse duration					3.3		3.3		ns
$t_{\text{su}}$	Setup time before CLK↑	Data high or low				2.3		2.7		ns
		CLR high				2.7		3.2		
$t_h$	Hold time after CLK↑	Data high or low				0		0		ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54LVT273, SN74LVT273**  
**3.3-V ABT OCTAL D-TYPE FLIP-FLOPS**  
**WITH CLEAR**

SCBS136D - MAY 1992 - REVISED JULY 1994

**switching characteristics over recommended operating free-air temperature range,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)**


PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT273				SN74LVT273				UNIT	
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
$f_{max}$								150			MHz	
$t_{PLH}$	CLK	Any Q					1.7	3.5	5.5		6.3	ns
$t_{PHL}$							1.9	3.5	5.5		5.9	ns
$t_{PHL}$	CLR	Any Q					1.3	3.2	5.1		6.2	ns

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

# SN54LVT273, SN74LVT273 3.3-V ABT OCTAL D-TYPE FLIP-FLOPS WITH CLEAR


SCBS136D – MAY 1992 – REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

# SN54LVT543, SN74LVT543 3.3-V ABT OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS137C – MAY 1992 – REVISED JULY 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (JT) DIPs

## description

These octal transceivers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.


The 'LVT543 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable ( $\overline{LEAB}$  or  $\overline{LEBA}$ ) and output-enable ( $\overline{OEAB}$  or  $\overline{OEBA}$ ) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable ( $\overline{CEAB}$ ) input must be low in order to enter data from A or to output data from B. If  $\overline{CEAB}$  is low and  $\overline{LEAB}$  is low, the A-to-B latches are transparent; a subsequent low-to-high transition of  $\overline{LEAB}$  puts the A latches in the storage mode. With  $\overline{CEAB}$  and  $\overline{OEAB}$  both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$  inputs.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54LVT543 . . . JT PACKAGE  
SN74LVT543 . . . DB, DW, OR PW PACKAGE  
(TOP VIEW)



SN54LVT543 . . . FK PACKAGE  
(TOP VIEW)



NC – No internal connection

# SN54LVT543, SN74LVT543

## 3.3-V ABT OCTAL REGISTERED TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCBS137C - MAY 1992 - REVISED JULY 1994

#### description (continued)

The SN74LVT543 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT543 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT543 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE†

INPUTS				OUTPUT
CEAB	LEAB	OEAB	A	B
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B <sub>0</sub> ‡
L	L	L	L	L
L	L	L	H	H

† A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

‡ Output level before the indicated steady-state input conditions were established.

#### logic symbols§




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and PW packages.

**SN54LVT543, SN74LVT543**  
**3.3-V ABT OCTAL REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS137C – MAY 1992 – REVISED JULY 1994

**logic diagram (positive logic)**



Pin numbers shown are for the DB, DW, JT, and PW packages.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVT543 .....	96 mA
SN74LVT543 .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVT543 .....	48 mA
SN74LVT543 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package .....	0.65 W
DW package .....	1.7 W
PW package .....	0.7 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



**SN54LVT543, SN74LVT543**  
**3.3-V ABT OCTAL REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS137C – MAY 1992 – REVISED JULY 1994

**recommended operating conditions (see Note 4)**

		SN54LVT543		SN74LVT543		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage		5.5		5.5	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LVT543, SN74LVT543**  
**3.3-V ABT OCTAL REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS137C - MAY 1992 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT543		SN74LVT543		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$				-1.2		V	
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		V	
	$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2					
		$I_{OH} = -32\text{ mA}$			2			
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2		V	
		$I_{OL} = 24\text{ mA}$			0.5			
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4			
		$I_{OL} = 32\text{ mA}$			0.5			
		$I_{OL} = 48\text{ mA}$			0.55			
		$I_{OL} = 64\text{ mA}$			0.55			
$I_I$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$		Control pins	$\pm 1$		$\pm 1$		$\mu\text{A}$
	$V_{CC} = 0\text{ or MAX}^\ddagger$ , $V_I = 5.5\text{ V}$			10		10		
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	A or B ports§	20		20		
		$V_I = V_{CC}$		5		5		
		$V_I = 0$		-10		-10		
$I_{off}$	$V_{CC} = 0$ , $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				$\pm 100$		$\mu\text{A}$	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75		75		$\mu\text{A}$
		$V_I = 2\text{ V}$		-75		-75		
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$				1		$\mu\text{A}$	
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$				-1		$\mu\text{A}$	
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$ , $I_O = 0$		Outputs high	0.13	0.19	0.13	0.19	mA
			Outputs low	8.8	12	8.8	12	
			Outputs disabled	0.13	0.19	0.13	0.19	
$\Delta I_{CC}^\parallel$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$				0.2		mA	
$C_i$	$V_I = 3\text{ V or }0$				4.5		pF	
$C_{io}$	$V_O = 3\text{ V or }0$				11		pF	

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at  $V_{CC}$  or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LVT543, SN74LVT543**  
**3.3-V ABT OCTAL REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS137C - MAY 1992 - REVISED JULY 1994

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN54LVT543				SN74LVT543				UNIT
			V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration	LEAB or LEBA low		3.3	3.3	3.3	3.3	3.3	3.3	ns	
t <sub>su</sub>	Setup time	Data before LEAB or LEBA↑	High	0	0	0	0	0	0	ns	
			Low	0.8	1.1	0.8	1.1	0.8	1.1		
		Data before CEAB or CEBA↑	High	0	0	0	0	0	0		
			Low	0.9	1.2	0.9	1.2	0.9	1.2		
t <sub>h</sub>	Hold time	Data after LEAB or LEBA↑		1.7	1.7	1.7	1.7	1.7	ns		
		Data after CEAB or CEBA↑		1.8	1.8	1.8	1.8	1.8			

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT543				SN74LVT543				UNIT	
			V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t <sub>PLH</sub>	A or B	B or A	1	4.9	5.7		1	2.9	4.7	5.5		ns
t <sub>PHL</sub>			1	4.8	6		1	3.3	4.6	5.8		
t <sub>PLH</sub>	LE	A or B	1	6.1	7.5		1	4	5.9	7.3		ns
t <sub>PHL</sub>			1	5.9	7.5		1	4.1	5.7	7.3		
t <sub>PZH</sub>	OE	A or B	1	6	7.8		1	4.1	5.8	7.6		ns
t <sub>PZL</sub>			1.1	6.6	8.4		1.1	4.5	6.4	8.2		
t <sub>PHZ</sub>	OE	A or B	2.4	7	7.3		2.4	4.8	6.5	7.1		ns
t <sub>PLZ</sub>			2	6	6.1		2	4	5.8	5.9		
t <sub>PZH</sub>	CE	A or B	1	6.2	7.8		1	4.2	6	7.6		ns
t <sub>PZL</sub>			1.4	6.9	8.5		1.4	4.7	6.7	8.3		
t <sub>PHZ</sub>	CE	A or B	2.3	6.6	7.3		2.3	4.7	6.4	7.1		ns
t <sub>PLZ</sub>			2	5.6	5.8		2	3.8	5.4	5.6		

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LVT543, SN74LVT543**  
**3.3-V ABT OCTAL REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS137C – MAY 1992 – REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND


**LOAD CIRCUIT FOR OUTPUTS**




**VOLTAGE WAVEFORMS  
PULSE DURATION**



**VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**



# SN54LVT573, SN74LVT573 3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS138C – MAY 1992 – REVISED JULY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Support Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and Ceramic (J) DIPs

## description

These octal latches are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The eight latches of the LVT573 are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When the latch enable is taken low, the Q outputs are latched at the logic levels that were set up at the D inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.  $\overline{OE}$  does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74LVT573 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT573 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74LVT573 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54LVT573 . . . J OR W PACKAGE  
SN74LVT573 . . . DB, DW, OR PW PACKAGE  
(TOP VIEW)



SN54LVT573 . . . FK PACKAGE  
(TOP VIEW)




**SN54LVT573, SN74LVT573**  
**3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS138C – MAY 1992 – REVISED JULY 1994


**FUNCTION TABLE**  
(each latch)

INPUTS			OUTPUT
OE	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q <sub>0</sub>
H	X	X	Z

**logic symbol†**



**logic diagram (positive logic)**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVT573 .....	96 mA
SN74LVT573 .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVT573 .....	48 mA
SN74LVT573 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package .....	0.6 W
DW package .....	1.6 W
PW package .....	0.7 W
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .
  3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**SN54LVT573, SN74LVT573**  
**3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS138C – MAY 1992 – REVISED JULY 1994

**recommended operating conditions (see Note 4)**

		SN54LVT573		SN74LVT573		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	2.7	3.6	2.7	3.6	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage		5.5		5.5	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate		10		10	ns/V
	Outputs enabled					
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



**SN54LVT573, SN74LVT573**  
**3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS138C – MAY 1992 – REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT573		SN74LVT573		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$				-1.2	-1.2	V	
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
	$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2					
$I_{OH} = -32\text{ mA}$				2				
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2	0.2	V	
		$I_{OL} = 24\text{ mA}$			0.5	0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4	0.4		
		$I_{OL} = 32\text{ mA}$			0.5	0.5		
		$I_{OL} = 48\text{ mA}$			0.55			
		$I_{OL} = 64\text{ mA}$				0.55		
$I_I$	$V_{CC} = 0\text{ or MAX}^\ddagger$ , $V_I = 5.5\text{ V}$				50	10	$\mu\text{A}$	
	$V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}\text{ or GND}$	Control pins	$\pm 1$		$\pm 1$		
		$V_I = V_{CC}$	Data inputs	1		1		
		$V_I = 0$		-5		-5		
$I_{off}$	$V_{CC} = 0$ , $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					$\pm 100$	$\mu\text{A}$	
$I_H$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	Data inputs	75	75	$\mu\text{A}$		
		$V_I = 2\text{ V}$		-75	-75			
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$				1	1	$\mu\text{A}$	
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$				-1	-1	$\mu\text{A}$	
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$	$I_O = 0$ ,	Outputs high	0.13	0.39	0.13	0.19	mA
			Outputs low	8.6	14	8.6	12	
			Outputs disabled	0.13	0.39	0.13	0.19	
$\Delta I_{CC}^\S$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$				0.3	0.2	mA	
$C_i$	$V_I = 3\text{ V or }0$				4	4	pF	
$C_o$	$V_O = 3\text{ V or }0$				8	8	pF	

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		SN54LVT573				SN74LVT573				UNIT
		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_w$	Pulse duration, LE high	3.3		3.3		3.3		3.3		ns
$t_{su}$	Setup time, data before LE↓	1		0.9		0.7		0.6		ns
$t_h$	Hold time, data after LE↓	1.8		2		1.6		1.8		ns



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LVT573, SN74LVT573**  
**3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS138C – MAY 1992 – REVISED JULY 1994

switching characteristics over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT573				SN74LVT573				UNIT	
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$			
			MIN	MAX	MIN	MAX	MIN	TYPT†	MAX	MIN		MAX
$t_{PLH}$	D	Q	0.5	4.7		4.9	1	2.5	4.2		4.7	ns
$t_{PHL}$			0.5	4.9		5.4	1	2.7	4.3		5.2	
$t_{PLH}$	LE	Q	1	6		6.9	1.6	3.5	5.6		6.3	ns
$t_{PHL}$			1.4	6.9		7.6	2.5	4.3	6.5		7.2	
$t_{PZH}$	$\overline{OE}$	Q	0.5	5.3		6.4	1	2.8	5.1		6.2	ns
$t_{PZL}$			0.7	5.7		7.2	1.3	3.3	5.5		6.6	
$t_{PHZ}$	$\overline{OE}$	Q	1.2	5.9		6.9	2	3.7	5.7		6.7	ns
$t_{PLZ}$			1	5.4		5.5	1.5	3	4.6		5.1	

† All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

**SN54LVT573, SN74LVT573**  
**3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**


SCBS138C - MAY 1992 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


# SN54LVT574, SN74LVT574

## 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS


SCBS139C – MAY 1992 – REVISED JULY 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Support Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and Ceramic (J) DIPs

SN54LVT574 . . . J OR W PACKAGE  
SN74LVT574 . . . DB, DW, OR PW PACKAGE  
(TOP VIEW)



SN54LVT574 . . . FK PACKAGE  
(TOP VIEW)



### description

These octal flip-flops are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The eight flip-flops of the 'LVT574 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.  $\overline{OE}$  does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT574 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT574 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74LVT574 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

# SN54LVT574, SN74LVT574


## 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS139C – MAY 1992 – REVISED JULY 1994


FUNCTION TABLE  
(each flip-flop)

INPUTS			OUTPUT
OE	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	H or L	X	Q <sub>0</sub>
H	X	X	Z

logic symbol



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$	–0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVT574	96 mA
SN74LVT574	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVT574	48 mA
SN74LVT574	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range	–65°C to 150°C

‡ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .
  3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

 **TEXAS  
INSTRUMENTS**

**SN54LVT574, SN74LVT574**  
**3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS139C – MAY 1992 – REVISED JULY 1994

**recommended operating conditions (see Note 4)**

		SN54LVT574		SN74LVT574		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	2.7	3.6	2.7	3.6	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage		5.5		5.5	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

# SN54LVT574, SN74LVT574

## 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS139C - MAY 1992 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT574		SN74LVT574		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
$V_{IK}$	$V_{CC} = 2.7 \text{ V}$ , $I_I = -18 \text{ mA}$				-1.2		V	
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100 \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
	$V_{CC} = 2.7 \text{ V}$ , $I_{OH} = -8 \text{ mA}$		2.4		2.4			
	$V_{CC} = 3 \text{ V}$	$I_{OH} = -24 \text{ mA}$ $I_{OH} = -32 \text{ mA}$	2		2			
$V_{OL}$	$V_{CC} = 2.7 \text{ V}$	$I_{OL} = 100 \mu\text{A}$			0.2	0.2	V	
		$I_{OL} = 24 \text{ mA}$			0.5	0.5		
	$V_{CC} = 3 \text{ V}$	$I_{OL} = 16 \text{ mA}$			0.4	0.4		
		$I_{OL} = 32 \text{ mA}$			0.5	0.5		
		$I_{OL} = 48 \text{ mA}$			0.55			
		$I_{OL} = 64 \text{ mA}$				0.55		
$I_I$	$V_{CC} = 0 \text{ or MAX}^\ddagger$ , $V_I = 5.5 \text{ V}$				50	10	$\mu\text{A}$	
	$V_{CC} = 3.6 \text{ V}$	$V_I = V_{CC} \text{ or GND}$	Control pins	$\pm 1$		$\pm 1$		
		$V_I = V_{CC}$	Data inputs	1		1		
		$V_I = 0$		-5		-5		
$I_{off}$	$V_{CC} = 0$ , $V_I \text{ or } V_O = 0 \text{ to } 4.5 \text{ V}$						$\pm 100$	$\mu\text{A}$
$I_I(\text{hold})$	$V_{CC} = 3 \text{ V}$	$V_I = 0.8 \text{ V}$	Data inputs	75	75	$\mu\text{A}$		
		$V_I = 2 \text{ V}$		-75	-75			
$I_{OZH}$	$V_{CC} = 3.6 \text{ V}$ , $V_O = 3 \text{ V}$				1	1	$\mu\text{A}$	
$I_{OZL}$	$V_{CC} = 3.6 \text{ V}$ , $V_O = 0.5 \text{ V}$				-1	-1	$\mu\text{A}$	
$I_{CC}$	$V_{CC} = 3.6 \text{ V}$ , $V_I = V_{CC} \text{ or GND}$	$I_O = 0$	Outputs high	0.13	0.39	0.13	0.19	mA
			Outputs low	8.7	14	8.7	12	
			Outputs disabled	0.13	0.39	0.13	0.19	
$\Delta I_{CC}^\S$	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$ , One input at $V_{CC} - 0.6 \text{ V}$ , Other inputs at $V_{CC} \text{ or GND}$				0.3	0.2	mA	
$C_i$	$V_I = 3 \text{ V or } 0$				4	4	pF	
$C_o$	$V_O = 3 \text{ V or } 0$				8	8	pF	

† All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		SN54LVT574				SN74LVT574				UNIT
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$f_{\text{clock}}$	Clock frequency	0	150	0	150	0	150	0	150	MHz
$t_w$	Pulse duration, CLK high or low	3.3		3.3		3.3		3.3		ns
$t_{su}$	Setup time, data before CLK↑	2		2.4		2		2.4		ns
$t_h$	Hold time, data after CLK↑	0.9		0.9		0.3		0		ns



**SN54LVT574, SN74LVT574**  
**3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS139C – MAY 1992 – REVISED JULY 1994

switching characteristics over recommended operating free-air temperature range,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT574				SN74LVT574				UNIT	
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
$f_{max}$			150		150		150		150		MHz	
$t_{PLH}$	CLK	Q	1	5.9	6.6		1.7	3.6	5.4	6.2		ns
$t_{PHL}$			1	6.1	6.8		2.4	4.3	5.9	6.6		
$t_{PZH}$	$\overline{OE}$	Q	0.5	5.9	7.1		1	2.9	4.8	5.9		ns
$t_{PZL}$			0.5	5.3	6.4		1.3	3.4	5.1	6.2		
$t_{PHZ}$	$\overline{OE}$	Q	0.7	5.9	6.6		1.9	4	5.5	5.9		ns
$t_{PLZ}$			0.5	5.1	5.1		1.7	3.2	4.5	4.5		


† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .



**SN54LVT574, SN74LVT574**  
**3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**


SCBS139C - MAY 1992 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**



# SN54LVT639, SN74LVT639 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE (B PORT) AND OPEN-COLLECTOR (A PORT) OUTPUTS

SCBS475 - JUNE 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- A-Bus Outputs are Open-Collector; B-Bus Outputs are 3-State
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs (B port) Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs

## description

These octal bus transceivers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT639 is designed for asynchronous communication between open-collector and 3-state buses. The device transmits data from the A bus (open-collector) to the B bus (3-state) or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so the buses are effectively isolated.

Active bus-hold circuitry is provided on the B bus to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74LVT639 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT639 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74LVT639 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .


FUNCTION TABLE

INPUTS		OPERATION
$\overline{OE}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

SN54LVT639 ... J PACKAGE  
SN74LVT639 ... DB, DW, OR PW PACKAGE  
(TOP VIEW)



SN54LVT639 ... FK PACKAGE  
(TOP VIEW)



PRODUCT PREVIEW

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

**TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated


**SN54LVT639, SN74LVT639**  
**3.3-V ABT OCTAL BUS TRANSCEIVERS**  
**WITH 3-STATE (B PORT) AND OPEN-COLLECTOR (A PORT) OUTPUTS**

SCBS475 - JUNE 1994

logic symbol†



logic diagram (positive logic)



PRODUCT PREVIEW

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVT639 .....	96 mA
SN74LVT639 .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVT639 .....	48 mA
SN74LVT639 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package .....	0.6 W
DW package .....	1.6 W
PW package .....	0.7 W
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LVT639, SN74LVT639**  
**3.3-V ABT OCTAL BUS TRANSCEIVERS**  
**WITH 3-STATE (B PORT) AND OPEN-COLLECTOR (A PORT) OUTPUTS**  
SCBS475 - JUNE 1994

**recommended operating conditions**

		SN54LVT639		SN74LVT639		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage		5.5		5.5	V
$V_{OH}$	High-level output voltage		3.6		3.6	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

**PRODUCT PREVIEW**

**SN54LVT639, SN74LVT639**  
**3.3-V ABT OCTAL BUS TRANSCEIVERS**  
**WITH 3-STATE (B PORT) AND OPEN-COLLECTOR (A PORT) OUTPUTS**

SCBS475 - JUNE 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54LVT639		SN74LVT639		UNIT	
				MIN	TYP†	MAX	MIN		TYP†
V <sub>IK</sub>		V <sub>CC</sub> = 2.7 V, I <sub>I</sub> = -18 mA		-1.2		-1.2		V	
I <sub>OH</sub>	A port	V <sub>CC</sub> = 3 V, V <sub>OH</sub> = 3.6 V		20		20		μA	
V <sub>OH</sub>	B port	V <sub>CC</sub> = MIN to MAX‡, I <sub>OH</sub> = -100 μA		V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2		V	
		V <sub>CC</sub> = 2.7 V, I <sub>OH</sub> = -8 mA		2.4		2.4			
		V <sub>CC</sub> = 3 V	I <sub>OH</sub> = -24 mA		2				
			I <sub>OH</sub> = -32 mA				2		
V <sub>OL</sub>	V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 100 μA				0.2		V	
		I <sub>OL</sub> = 24 mA				0.5			
	V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 16 mA				0.4			
		I <sub>OL</sub> = 32 mA				0.5			
		I <sub>OL</sub> = 48 mA				0.55			
		I <sub>OL</sub> = 64 mA				0.55			
I <sub>I</sub>	Control pins	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = V <sub>CC</sub> or GND		±1		±1		μA	
		V <sub>CC</sub> = 0 or MAX‡, V <sub>I</sub> = 5.5 V		10		10			
	A or B ports§	V <sub>CC</sub> = 3.6 V		V <sub>I</sub> = 5.5 V		100			
				V <sub>I</sub> = V <sub>CC</sub>		5			
				V <sub>I</sub> = 0		-10			
I <sub>off</sub>	B port	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> = 0 to 4.5 V				±100			
I <sub>I</sub> (hold)	B port	V <sub>CC</sub> = 3 V, V <sub>I</sub> = 0.8 V		75		75		μA	
		V <sub>I</sub> = 2 V		-75		-75			
I <sub>OZH</sub>	B port	V <sub>CC</sub> = 3.6 V, V <sub>O</sub> = 3 V		1		1		μA	
I <sub>OZL</sub>	B port	V <sub>CC</sub> = 3.6 V, V <sub>O</sub> = 0.5 V		-1		-1		μA	
I <sub>CC</sub>	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0,		Outputs high		0.13	0.5	0.13	0.19	mA
			Outputs low		8.8	14	8.8	12	
			Outputs disabled		0.13	0.5	0.13	0.19	
ΔI <sub>CC</sub> ¶	V <sub>CC</sub> = 3 V to 3.6 V, One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND				0.3		0.2		mA
C <sub>i</sub>	V <sub>I</sub> = 3 V or 0				4		4		pF
C <sub>io</sub>	V <sub>O</sub> = 3 V or 0				10		10		pF

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V<sub>CC</sub> or GND


¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW




SN54LVT639, SN74LVT639  
**3.3-V ABT OCTAL BUS TRANSCEIVERS**  
 WITH 3-STATE (B PORT) AND OPEN-COLLECTOR (A PORT) OUTPUTS  
 SCBS475 - JUNE 1994

**PARAMETER MEASUREMENT INFORMATION**




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW



# SN54LVT646, SN74LVT646 3.3-V ABT OCTAL BUS TRANSCIEVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS140C – MAY 1992 – REVISED JULY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Support Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and Ceramic (JT) DIPs

## description

These bus transceivers and registers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT646 consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVT646.


Output-enable ( $\overline{OE}$ ) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus receives data when  $\overline{OE}$  is low. In the isolation mode ( $\overline{OE}$  high), A data may be stored in one register and/or B data may be stored in the other register.


When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

SN54LVT646 ... JT OR W PACKAGE  
SN74LVT646 ... DB, DW, OR PW PACKAGE  
(TOP VIEW)



SN54LVT646 ... FK PACKAGE  
(TOP VIEW)



NC – No internal connection



# SN54LVT646, SN74LVT646

## 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS140C – MAY 1992 – REVISED JULY 1994

### description (continued)

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT646 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT646 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LVT646 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


FUNCTION TABLE

INPUTS						DATA I/Os		OPERATION OR FUNCTION
$\overline{OE}$	DIR	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
X	X	↑	X	X	X	Input	Unspecified†	Store A, B unspecified†
X	X	X	↑	X	X	Unspecified†	Input	Store B, A unspecified†
H	X	↑	↑	X	X	Input	Input	Store A and B data
H	X	H or L	H or L	X	X	Input disabled	Input disabled	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
L	H	X	X	L	X	Input	Output	Real-time A data to B bus
L	H	H or L	X	H	X	Input	Output	Stored A data to B bus

† The data output functions may be enabled or disabled by various signals at the  $\overline{OE}$  and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.

# SN54LVT646, SN74LVT646 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS140C – MAY 1992 – REVISED JULY 1994




**Figure 1. Bus-Management Functions**

Pin numbers shown are for the DB, DW, JT, PW, and W packages.

**SN54LVT646, SN74LVT646**  
**3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS140C - MAY 1992 - REVISED JULY 1994

**logic symbol†**




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
 Pin numbers shown are for the DB, DW, JT, PW, and W packages.

**SN54LVT646, SN74LVT646**  
**3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS140C - MAY 1992 - REVISED JULY 1994

**logic diagram (positive logic)**



Pin numbers shown are for the DB, DW, JT, PW, and W packages.

**SN54LVT646, SN74LVT646**  
**3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS140C – MAY 1992 – REVISED JULY 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVT646 .....	96 mA
SN74LVT646 .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVT646 .....	48 mA
SN74LVT646 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package .....	0.65 W
DW package .....	1.7 W
PW package .....	0.7 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.  
 For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 4)**

		SN54LVT646		SN74LVT646		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage		5.5		5.5	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.



# SN54LVT646, SN74LVT646 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS140C – MAY 1992 – REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT646		SN74LVT646		UNIT		
			MIN	TYP†	MAX	MIN		TYP†	MAX
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ ,	$I_I = -18\text{ mA}$			-1.2	-1.2	V		
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		V		
	$V_{CC} = 2.7\text{ V}$ ,	$I_{OH} = -8\text{ mA}$	2.4		2.4				
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2						
		$I_{OH} = -32\text{ mA}$			2				
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2	0.2	V		
		$I_{OL} = 24\text{ mA}$			0.5	0.5			
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4	0.4			
		$I_{OL} = 32\text{ mA}$			0.5	0.5			
		$I_{OL} = 48\text{ mA}$			0.55				
		$I_{OL} = 64\text{ mA}$				0.55			
$I_I$	$V_{CC} = 3.6\text{ V}$ ,	$V_I = V_{CC}$ or GND	Control pins	$\pm 1$		$\pm 1$	$\mu\text{A}$		
	$V_{CC} = 0$ or $\text{MAX}^\ddagger$ ,	$V_I = 5.5\text{ V}$		10		10			
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	A or B ports§	100		20			
		$V_I = V_{CC}$		1		1			
		$V_I = 0$		-5		-5			
$I_{off}$	$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to $4.5\text{ V}$			$\pm 100$	$\mu\text{A}$			
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75		75	$\mu\text{A}$		
		$V_I = 2\text{ V}$		-75		-75			
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ ,	$V_O = 3\text{ V}$			1	1	$\mu\text{A}$		
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ ,	$V_O = 0.5\text{ V}$			-1	-1	$\mu\text{A}$		
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ ,	$V_I = V_{CC}$ or GND	$I_O = 0$ ,	Outputs high	0.13	0.39	0.13	0.19	mA
				Outputs low	8.8	14	8.8	12	
				Outputs disabled	0.13	0.39	0.13	0.19	
$\Delta I_{CC}^\parallel$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}$ or GND				0.3	0.2	mA		
$C_i$	$V_I = 3\text{ V}$ or 0				4.5	4.5	pF		
$C_{io}$	$V_O = 3\text{ V}$ or 0				11	11	pF		

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at  $V_{CC}$  or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

# SN54LVT646, SN74LVT646

## 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS

### WITH 3-STATE OUTPUTS

SCBS140C – MAY 1992 – REVISED JULY 1994

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

		SN54LVT646				SN74LVT646				UNIT	
		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V			
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f <sub>clock</sub>	Clock frequency	0	150	0	150	0	150	0	150	MHz	
t <sub>w</sub>	Pulse duration, CLK high or low	3.3		3.3		3.3		3.3		ns	
t <sub>su</sub>	Setup time, A or B before CLKAB <sup>†</sup> or CLKBA <sup>†</sup>	High	1.5		1.5		1.3		1.3		ns
		Low	2.5		3.0		2		2.4		
t <sub>h</sub>	Hold time, A or B after CLKAB <sup>†</sup> or CLKBA <sup>†</sup>	0.9		0.9		0.4		0.4		ns	

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT646				SN74LVT646				UNIT	
			V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	TYP <sup>†</sup>	MAX	MIN		MAX
f <sub>max</sub>			150				150				MHz	
t <sub>PLH</sub>	CLKBA or CLKAB	A or B	1.2	5.9	6.9		1.8	3.8	5.7	6.7		ns
t <sub>PHL</sub>			1.2	5.9	6.6		2.1	3.8	5.7	6.4		
t <sub>PLH</sub>	A or B	B or A	0.8	4.9	5.6		1.3	2.8	4.7	5.4		ns
t <sub>PHL</sub>			0.6	4.8	5.5		1	2.7	4.6	5.3		
t <sub>PLH</sub>	SBA or SAB <sup>‡</sup>	A or B	1	6.4	7.4		1.4	3.7	6.2	7.2		ns
t <sub>PHL</sub>			1	6.4	7		1.4	3.8	6.2	6.8		
t <sub>PZH</sub>	OE	A or B	0.6	6	7.4		1	3	5.8	7.2		ns
t <sub>PZL</sub>			0.6	6.2	7.5		1	3.2	6	7.3		
t <sub>PHZ</sub>	OE	A or B	1.4	6.7	7.1		2.3	4.3	6.5	6.9		ns
t <sub>PLZ</sub>			1.4	6.4	6.5		2.2	3.8	5.8	5.9		
t <sub>PZH</sub>	DIR	A or B	0.6	6.7	7.7		1	3.4	6.5	7.5		ns
t <sub>PZL</sub>			0.8	6.5	7.3		1.2	3.4	6.3	7.1		
t <sub>PHZ</sub>	DIR	A or B	0.8	7.4	8.3		1.7	4.1	7.2	8.1		ns
t <sub>PLZ</sub>			1	6.7	7		1.5	3.5	5.8	6.3		

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.


<sup>‡</sup> These parameters are measured with the internal output state of the storage register opposite to that of the bus input.



# SN54LVT646, SN74LVT646 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS


SCBS140C - MAY 1992 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms





# SN54LVT652, SN74LVT652 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS141D – MAY 1992 – REVISED JULY 1994

- **State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation**
- **Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)**
- **Supports Unregulated Battery Operation Down to 2.7 V**
- **Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17**
- **Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors**
- **Supports Live Insertion**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (JT) DIPs**

## description

These bus transceivers and registers are designed specifically for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.


The 'LVT652 consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

Output-enable (OEAB and  $\overline{\text{OEBA}}$ ) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVT652.


Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and  $\overline{\text{OEBA}}$ . In this configuration, each output reinforces its input. Therefore, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

SN54LVT652 . . . JT PACKAGE  
SN74LVT652 . . . DB, DW, OR PW PACKAGE  
(TOP VIEW)



SN54LVT652 . . . FK PACKAGE  
(TOP VIEW)



NC – No internal connection

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

# SN54LVT652, SN74LVT652 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS141D – MAY 1992 – REVISED JULY 1994

## description (continued)

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74LVT652 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT652 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LVT652 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE

INPUTS						DATA I/O†		OPERATION OR FUNCTION
OEAB	$\overline{OEBA}$	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
L	H	H or L	H or L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	H or L	X	X	Input	Unspecified‡	Store A, hold B
H	H	↑	↑	X‡	X	Input	Output	Store A in both registers
L	X	H or L	↑	X	X	Unspecified‡	Input	Hold A, store B
L	L	↑	↑	X	X‡	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
H	H	X	X	L	X	Input	Output	Real-time A data to B bus
H	H	H or L	X	H	X	Input	Output	Stored A data to B bus
H	L	H or L	H or L	H	H	Output	Output	Stored A data to B bus and stored B data to A bus

† The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or  $\overline{OEBA}$  inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.


‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered in order to load both registers.



# SN54LVT652, SN74LVT652 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS141D - MAY 1992 - REVISED JULY 1994



**Figure 1. Bus-Management Functions**


Pin numbers shown are for the DB, DW, JT, and PW packages.

# SN54LVT652, SN74LVT652

## 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS141D - MAY 1992 - REVISED JULY 1994

### logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and PW packages.

**SN54LVT652, SN74LVT652**  
**3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS141D - MAY 1992 - REVISED JULY 1994

**logic diagram (positive logic)**



Pin numbers shown are for the DB, DW, JT, and PW packages.

# SN54LVT652, SN74LVT652

## 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS

### WITH 3-STATE OUTPUTS

SCBS141D – MAY 1992 – REVISED JULY 1994

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVT652 .....	96 mA
SN74LVT652 .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVT652 .....	48 mA
SN74LVT652 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package .....	0.65 W
DW package .....	1.7 W
PW package .....	0.7 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .
  3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

#### recommended operating conditions (see Note 4)

		SN54LVT652		SN74LVT652		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage		5.5		5.5	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

# SN54LVT652, SN74LVT652 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS141D - MAY 1992 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54LVT652		SN74LVT652		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$		-1.2		-1.2		V	
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
	$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2					
		$I_{OH} = -32\text{ mA}$			2			
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2	0.2	V	
		$I_{OL} = 24\text{ mA}$			0.5	0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4	0.4		
		$I_{OL} = 32\text{ mA}$			0.5	0.5		
		$I_{OL} = 48\text{ mA}$			0.55			
		$I_{OL} = 64\text{ mA}$				0.55		
$I_I$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}$ or GND		Control pins	$\pm 1$		$\pm 1$		$\mu\text{A}$
	$V_{CC} = 0$ or $\text{MAX}^\ddagger$ , $V_I = 5.5\text{ V}$			10		10		
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	A or B ports§	20		20		
		$V_I = V_{CC}$		5		5		
		$V_I = 0$		-10		-10		
$I_{off}$	$V_{CC} = 0$ , $V_I$ or $V_O = 0$ to $4.5\text{ V}$				$\pm 100$		$\mu\text{A}$	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75		75		$\mu\text{A}$
		$V_I = 2\text{ V}$		-75		-75		
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$		1		1		$\mu\text{A}$	
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$		-1		-1		$\mu\text{A}$	
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}$ or GND, $I_O = 0$		Outputs high	0.13	0.19	0.13	0.19	mA
			Outputs low	8.8	12	8.8	12	
			Outputs disabled	0.13	0.19	0.13	0.19	
$\Delta I_{CC}^\parallel$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}$ or GND		0.2		0.2		mA	
$C_i$	$V_I = 3\text{ V}$ or 0		4.5		4.5		pF	
$C_{iO}$	$V_O = 3\text{ V}$ or 0		11		11		pF	

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at  $V_{CC}$  or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



**SN54LVT652, SN74LVT652**  
**3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS141D - MAY 1992 - REVISED JULY 1994

**timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)**

		SN54LVT652				SN74LVT652				UNIT
		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	150	0	150	0	150	0	150	MHz
t <sub>w</sub>	Pulse duration, CLK high or low					3.3		3.3		ns
t <sub>su</sub>	Setup time, A or B before CLKAB↑ or CLKBA↑	Data high				1.2		1.2		ns
		Data low				2		2.5		
t <sub>h</sub>	Hold time, A or B after CLKAB↑ or CLKBA↑					0.5		0.5		ns

**switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 2)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT652				SN74LVT652				UNIT	
			V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
f <sub>max</sub>							150			150	MHz	
t <sub>PLH</sub>	CLKBA or CLKAB	A or B					1.8	3.7	6		6.9	ns
t <sub>PHL</sub>							2	3.7	5.7		6.4	
t <sub>PLH</sub>	A or B	B or A					1.2	2.8	4.7		5.5	ns
t <sub>PHL</sub>							1	2.6	4.6		5.3	
t <sub>PLH</sub>	SBA or SAB‡	A or B					1.4	3.7	6.4		7.6	ns
t <sub>PHL</sub>							1.4	4	6.2		6.8	
t <sub>PZH</sub>	OEBA	A					1	2.9	5.8		7.2	ns
t <sub>PZL</sub>							1	3	6		7.3	
t <sub>PHZ</sub>	OEBA	A					2.2	3.9	6.5		6.9	ns
t <sub>PLZ</sub>							1.8	3.2	5.8		5.9	
t <sub>PZH</sub>	OEAB	B					1	3.3	6.5		7.5	ns
t <sub>PZL</sub>							1.2	3.4	6.3		7.1	
t <sub>PHZ</sub>	OEAB	B					1.7	4.5	7.2		8.1	ns
t <sub>PLZ</sub>							1.5	3.8	5.8		6.3	


† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

# SN54LVT652, SN74LVT652 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS


SCBS141D – MAY 1992 – REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



# SN54LVT760, SN74LVT760 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH OPEN-COLLECTOR OUTPUTS

SCBS476 – JUNE 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Open-Collector Outputs
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs

## description

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT760 is organized as two 4-bit line drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high state.


Active bus-hold circuitry is provided on the data bus to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74LVT760 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT760 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74LVT760 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54LVT760 ... J PACKAGE  
SN74LVT760 ... DB, DW, OR PW PACKAGE  
(TOP VIEW)



SN54LVT760 ... FK PACKAGE  
(TOP VIEW)



FUNCTION TABLE

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	L	L
L	H	H
H	X	H



# SN54LVT760, SN74LVT760

## 3.3-V ABT OCTAL BUFFERS/DRIVERS

### WITH OPEN-COLLECTOR OUTPUTS



SCBS476 - JUNE 1994

#### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)



PRODUCT PREVIEW

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVT760 .....	96 mA
SN74LVT760 .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVT760 .....	48 mA
SN74LVT760 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package .....	0.6 W
DW package .....	1.6 W
PW package .....	0.7 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .
  3. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



# SN54LVT760, SN74LVT760

## 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH OPEN-COLLECTOR OUTPUTS

SCBS476 – JUNE 1994

### recommended operating conditions

		SN54LVT760		SN74LVT760		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage	0.8		0.8		V
$V_I$	Input voltage	5.5		5.5		V
$V_{OH}$	High-level output voltage	3.6		3.6		V
$I_{OL}$	Low-level output current	48		64		mA
$\Delta t/\Delta v$	Input transition rise or fall rate	10		10		ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT760			SN74LVT760			UNIT	
			MIN	TYP†	MAX	MIN	TYP†	MAX		
$V_{IK}$	$V_{CC} = 2.7$ V,	$I_I = -18$ mA	-1.2			-1.2			V	
$I_{OH}$	$V_{CC} = 3$ V,	$V_{OH} = 3.6$ V	20			20			μA	
$V_{OL}$	$V_{CC} = 2.7$ V	$I_{OL} = 100$ μA	0.2			0.2			V	
		$I_{OL} = 24$ mA	0.5			0.5				
	$V_{CC} = 3$ V	$I_{OL} = 16$ mA	0.4			0.4				
		$I_{OL} = 32$ mA	0.5			0.5				
		$I_{OL} = 48$ mA	0.55			0.55				
		$I_{OL} = 64$ mA				0.55				
$I_I$	$V_{CC} = 3.6$ V,	$V_I = V_{CC}$ or GND	±1			±1			μA	
		$V_{CC} = 0$ or MAX‡,	$V_I = 5.5$ V	10			10			
	$V_{CC} = 3.6$ V	$V_I = 5.5$ V	100			20				
		$V_I = V_{CC}$	5			5				
		$V_I = 0$	-10			-10				
$I_{off}$	$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 V				±100				
$I_I(\text{hold})$	$V_{CC} = 3$ V	$V_I = 0.8$ V	75			75			μA	
		$V_I = 2$ V	-75			-75				
$I_{CC}$	$V_{CC} = 3.6$ V, $V_I = V_{CC}$ or GND	$I_O = 0$ ,	Outputs high		0.13	0.5	0.13		0.19	mA
			Outputs low		8.8	14	8.8		12	
$\Delta I_{CC}^{\S}$	$V_{CC} = 3$ V to 3.6 V, One input at $V_{CC} - 0.6$ V, Other inputs at $V_{CC}$ or GND		0.3			0.2			mA	
$C_i$	$V_I = 3$ V or 0		4			4			pF	
$C_o$	$V_O = 3$ V or 0		10			10			pF	

† All typical values are at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at  $V_{CC}$  or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.


PRODUCT PREVIEW



**SN54LVT760, SN74LVT760**  
**3.3-V ABT OCTAL BUFFERS/DRIVERS**  
**WITH OPEN-COLLECTOR OUTPUTS**


SCBS476 – JUNE 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

**PRODUCT PREVIEW**

# SN54LVT2952, SN74LVT2952 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS152D – MAY 1992 – REVISED JULY 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 0.8$  V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (JT) DIPs

## description

These octal bus transceivers and registers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 1LVT2952 consists of two 8-bit back-to-back registers that store data flowing in both directions between two bidirectional buses. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable ( $\overline{\text{CLKENAB}}$  or  $\overline{\text{CLKENBA}}$ ) input is low. Taking the output-enable ( $\overline{\text{OEAB}}$  or  $\overline{\text{OEBA}}$ ) input low accesses the data on either port.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74LVT2952 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT2952 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74LVT2952 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54LVT2952 . . . JT PACKAGE  
SN74LVT2952 . . . DB, DW, OR PW PACKAGE  
(TOP VIEW)



SN54LVT2952 . . . FK PACKAGE  
(TOP VIEW)



NC – No internal connection



**SN54LVT2952, SN74LVT2952**  
**3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS152D – MAY 1992 – REVISED JULY 1994


**FUNCTION TABLE†**

INPUTS				OUTPUT
CLKENAB	CLKAB	OEAB	A	B
H	X	L	X	B <sub>0</sub> ‡
X	H or L	L	X	B <sub>0</sub> ‡
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z

† A-to-B data flow is shown; B-to-A data flow is similar but uses CLKENBA, CLKBA, and OEBA.

‡ Level of B before the indicated steady-state input conditions were established.

**logic symbols§**




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and PW packages.

**SN54LVT2952, SN74LVT2952**  
**3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS152D - MAY 1992 - REVISED JULY 1994

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, and PW packages.

# SN54LVT2952, SN74LVT2952 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS152D – MAY 1992 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) ....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVT2952 .....	96 mA
SN74LVT2952 .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVT2952 .....	48 mA
SN74LVT2952 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package .....	0.65 W
DW package .....	1.7 W
PW package .....	0.7 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .  
 3. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils.  
 For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 4)

	SN54LVT2952		SN74LVT2952		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$ High-level input voltage	2		2		V
$V_{IL}$ Low-level input voltage		0.8		0.8	V
$V_I$ Input voltage		5.5		5.5	V
$I_{OH}$ High-level output current		-24		-32	mA
$I_{OL}$ Low-level output current		48		64	mA
$\Delta t/\Delta v$ Input transition rise or fall rate		10		10	ns/V
$T_A$ Operating free-air temperature	-55	125	-40	85	$^\circ\text{C}$

NOTE 4: Unused or floating control inputs must be held high or low.

# SN54LVT2952, SN74LVT2952 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS152D - MAY 1992 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54LVT2952		SN74LVT2952		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$				-1.2		V	
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
	$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2					
$I_{OH} = -32\text{ mA}$				2				
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2	0.2	V	
		$I_{OL} = 24\text{ mA}$			0.5	0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4	0.4		
		$I_{OL} = 32\text{ mA}$			0.5	0.5		
		$I_{OL} = 48\text{ mA}$			0.55			
		$I_{OL} = 64\text{ mA}$				0.55		
$I_I$	$V_{CC} = 3.6\text{ V}$ , $V_{CC} = 0\text{ or MAX}^\ddagger$	$V_I = V_{CC}\text{ or GND}$	Control pins			$\pm 1$	$\pm 1$	$\mu\text{A}$
		$V_I = 5.5\text{ V}$				10	10	
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	A or B ports§			20	20	
		$V_I = V_{CC}$				5	5	
		$V_I = 0$				-10	-10	
$I_{off}$	$V_{CC} = 0$ , $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				$\pm 100$		$\mu\text{A}$	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75		75		$\mu\text{A}$
		$V_I = 2\text{ V}$		-75		-75		
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$				1		$\mu\text{A}$	
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$				-1		$\mu\text{A}$	
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$	$I_O = 0$	Outputs high	0.13	0.19	0.13	0.19	mA
			Outputs low	8.8	12	8.8	12	
			Outputs disabled	0.13	0.19	0.13	0.19	
$\Delta I_{CC}^\parallel$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$				0.2		$\mu\text{A}$	
$C_i$	$V_I = 3\text{ V or }0$				4.5		pF	
$C_{i0}$	$V_O = 3\text{ V or }0$				11.5		pF	

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at  $V_{CC}$  or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54LVT2952, SN74LVT2952**  
**3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS152D – MAY 1992 – REVISED JULY 1994

timing requirement over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN54LVT2952				SN74LVT2952				UNIT
			V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency						150		150		MHz
t <sub>w</sub>	Pulse duration		CLK high				3.3		3.3		ns
			CLK low				3.3		3.3		
t <sub>su</sub>	A or B	High		2.6	2.9	2.5		2.8		ns	
		Low		2.6	3.1	2.5		3			
	CE	High		0.9	0.8	0.9		0.8			
		Low		2.5	2.7	2.4		2.7			
t <sub>h</sub>	A or B		1.5	0.7	1.5		0.7		ns		
	CE		2.6	2.6	2.5		2.6				

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT2952				SN74LVT2952				UNIT	
			V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
f <sub>max</sub>							150		150		MHz	
t <sub>PLH</sub>	CLKBA or CLKAB	A or B	1.3	6.4	2.7	7.4	1.3	3.6	6.1	2.7	7.1	ns
t <sub>PHL</sub>			1.8	6.1	2.7	7	1.8	3.7	6	2.7	6.9	
t <sub>PZH</sub>	OEBA or OEAB	A or B	1	6.3	2.6	7.3	1	3.2	5.6	2.6	6.7	ns
t <sub>PZL</sub>			1.1	6.6	2.9	8.2	1.2	3.2	6.5	2.9	8	
t <sub>PHZ</sub>	OEBA or OEAB	A or B	1	7	2.7	7.6	1	4.1	6.3	2.7	6.9	ns
t <sub>PLZ</sub>			1.6	5.8	1.7	6	1.6	3.3	5.1	1.8	5.3	

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



# SN54LVT2952, SN74LVT2952 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS


SCBS152D - MAY 1992 - REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



<b>General Information</b>	<b>1</b>
<b>ABT Octals</b>	<b>2</b>
<b>ABT Widebus™</b>	<b>3</b>
<b>ABTE/ETL Widebus™</b>	<b>4</b>
<b>ABT Widebus+™</b>	<b>5</b>
<b>ABT Memory Drivers</b>	<b>6</b>
<b>Futurebus+/BTL Transceivers</b>	<b>7</b>
<b>IEEE 1149.1 (JTAG) Boundary-Scan Logic</b>	<b>8</b>
<b>LVT Octals</b>	<b>9</b>
<b>LVT Widebus™</b>	<b>10</b>
<b>LVT Memory Drivers</b>	<b>11</b>
<b>GTL Widebus™</b>	<b>12</b>
<b>Application Notes and Articles</b>	<b>13</b>
<b>Characterization Information</b>	<b>14</b>
<b>Mechanical Data</b>	<b>15</b>



# Contents


		<b>Page</b>
'LVT16244	3.3-V ABT 16-Bit Buffers/Drivers .....	10-3
'LVT16245	3.3-V ABT 16-Bit Bus Transceivers .....	10-9
'LVT16373	3.3-V ABT 16-Bit Transparent D-Type Latches .....	10-15
'LVT16374	3.3-V ABT 16-Bit Edge-Triggered D-Type Flip-Flops .....	10-21
'LVT16500	3.3-V ABT 18-Bit Universal Bus Transceivers .....	10-27
'LVT16501	3.3-V ABT 18-Bit Universal Bus Transceivers .....	10-35
'LVT16543	3.3-V ABT 16-Bit Registered Transceivers .....	10-43
'LVT16600	3.3-V ABT 18-Bit Universal Bus Transceivers .....	10-51
'LVT16601	3.3-V ABT 18-Bit Universal Bus Transceivers .....	10-57
'LVT16646	3.3-V ABT 16-Bit Bus Transceivers .....	10-63
'LVT16652	3.3-V ABT 16-Bit Bus Transceivers and Registers .....	10-73
'LVT16835	3.3-V ABT 18-Bit Universal Bus Drivers .....	10-81
'LVT16952	3.3-V ABT 16-Bit Registered Transceivers .....	10-87

# SN54LVT16244A, SN74LVT16244A 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS142C – MAY 1992 – REVISED JULY 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus*™ Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVT16244A . . . WD PACKAGE  
SN74LVT16244A . . . DGG OR DL PACKAGE  
(TOP VIEW)



## description

The LVT16244A are 16-bit buffers and line drivers designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT16244A is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16244A is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74LVT16244A is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

# SN54LVT16244A, SN74LVT16244A

## 3.3-V ABT 16-BIT BUFFERS/DRIVERS


### WITH 3-STATE OUTPUTS

SCBS142C - MAY 1992 - REVISED JULY 1994

FUNCTION TABLE  
(each buffer)


INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



# SN54LVT16244A, SN74LVT16244A 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS142C – MAY 1992 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	–0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	–0.5 V to 7 V
Current into any output in the low state, $I_{O}$ : SN54LVT16244A .....	96 mA
SN74LVT16244A .....	128 mA
Current into any output in the high state, $I_{O}$ (see Note 2): SN54LVT16244A .....	48 mA
SN74LVT16244A .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 4)

		SN54LVT16244A		SN74LVT16244A		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage		5.5		5.5	V
$I_{OH}$	High-level output current		–24		–32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10	ns/V
$T_A$	Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LVT16244A, SN74LVT16244A**  
**3.3-V ABT 16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS142C – MAY 1992 – REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54LVT16244A		SN74LVT16244A		UNIT
			MIN	MAX	MIN	TYP†	
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$		-1.2		-1.2		V
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V
	$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4		2.4		
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2				
		$I_{OH} = -32\text{ mA}$			2		
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$	0.2		0.2		V
		$I_{OL} = 24\text{ mA}$	0.5		0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$	0.4		0.4		
		$I_{OL} = 32\text{ mA}$	0.5		0.5		
		$I_{OL} = 48\text{ mA}$	0.55				
		$I_{OL} = 64\text{ mA}$			0.55		
$I_I$	$V_{CC} = 0\text{ or MAX}^\ddagger$ , $V_I = 5.5\text{ V}$		10		10		$\mu\text{A}$
	$V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}\text{ or GND}$	Control pins		$\pm 1$		
		$V_I = V_{CC}$	Data pins		1		
		$V_I = 0$			-5		
$I_{off}$	$V_{CC} = 0$ , $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				$\pm 100$		$\mu\text{A}$
$I_{I(\text{hold})}$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A inputs		75		$\mu\text{A}$
		$V_I = 2\text{ V}$			-75		
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$		5		5		$\mu\text{A}$
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$		-5		-5		$\mu\text{A}$
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$ , $I_O = 0$		Outputs high		0.09		mA
			Outputs low		5		
			Outputs disabled		0.09		
$\Delta I_{CC}^\S$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$		0.2		0.2		mA
$C_i$	$V_I = 3\text{ V or }0$				4		pF
$C_o$	$V_O = 3\text{ V or }0$				10		pF

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LVT16244A, SN74LVT16244A**  
**3.3-V ABT 16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS142C - MAY 1992 - REVISED JULY 1994

switching characteristics over recommended operating free-air temperature range,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT16244A				SN74LVT16244A				UNIT	
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
$t_{PLH}$	A	Y	1	4.2		5.1	1	2.3	4.1		5	ns
$t_{PHL}$			1	4.2		5.3	1	2.3	4.1		5.2	
$t_{PZH}$	$\overline{OE}$	Y	1	5.3		6.4	1	2.6	5.2		6.3	ns
$t_{PZL}$			1	5.3		6.8	1	2.6	5.2		6.7	
$t_{PHZ}$	$\overline{OE}$	Y	2.1	5.9		6.4	2.2	3.9	5.7		6.3	ns
$t_{PLZ}$			1.9	5.3		5.7	2	3.7	5.1		5.6	

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LVT16244A, SN74LVT16244A**  
**3.3-V ABT 16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS142C - MAY 1992 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**




# SN54LVT16245A, SN74LVT16245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS143C - MAY 1992 - REVISED JULY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus™* Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 0.8$  V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Packaged in Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVT16245A . . . WD PACKAGE  
SN74LVT16245A . . . DGG OR DL PACKAGE  
(TOP VIEW)



## description

The LVT16245A are 16-bit (dual-octal) noninverting 3-state transceivers designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses are effectively isolated.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT16245A is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16245A is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74LVT16245A is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated



# SN54LVT16245A, SN74LVT16245A

## 3.3-V ABT 16-BIT BUS TRANSCEIVERS


### WITH 3-STATE OUTPUTS

SCBS143C - MAY 1992 - REVISED JULY 1994


FUNCTION TABLE  
(each 8-bit section)

INPUTS		OPERATION
$\overline{OE}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN54LVT16245A, SN74LVT16245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS143C – MAY 1992 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	–0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	–0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVT16245A .....	96 mA
SN74LVT16245A .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVT16245A .....	48 mA
SN74LVT16245A .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 4)

		SN54LVT16245A		SN74LVT16245A		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage		5.5		5.5	V
$I_{OH}$	High-level output current		–24		–32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54LVT16245A, SN74LVT16245A**  
**3.3-V ABT 16-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS143C - MAY 1992 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54LVT16245A		SN74LVT16245A		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$				-1.2		V	
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		V	
	$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2					
$I_{OH} = -32\text{ mA}$				2				
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2	0.2	V	
		$I_{OL} = 24\text{ mA}$			0.5	0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4	0.4		
		$I_{OL} = 32\text{ mA}$			0.5	0.5		
		$I_{OL} = 48\text{ mA}$			0.55			
		$I_{OL} = 64\text{ mA}$				0.55		
$I_I$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$	Control pins			$\pm 1$	$\pm 1$	$\mu\text{A}$	
	$V_{CC} = 0\text{ or MAX}^\ddagger$ , $V_I = 5.5\text{ V}$				10	10		
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	A or B ports§			20		20
		$V_I = V_{CC}$				1		1
		$V_I = 0$				-5		-5
$I_{off}$	$V_{CC} = 0$ , $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					$\pm 100$		
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75		75	$\mu\text{A}$	
		$V_I = 2\text{ V}$		-75		-75		
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$			1	1	$\mu\text{A}$		
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$			-1	-1	$\mu\text{A}$		
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$	$I_O = 0$ ,	Outputs high	0.09		0.09	mA	
			Outputs low	5		5		
			Outputs disabled	0.09		0.09		
$\Delta I_{CC}^\parallel$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$				0.2	0.2	mA	
$C_i$	$V_I = 3\text{ V or }0$				4	4	pF	
$C_{i0}$	$V_O = 3\text{ V or }0$				11	11	pF	

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at  $V_{CC}$  or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LVT16245A, SN74LVT16245A**  
**3.3-V ABT 16-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS143C – MAY 1992 – REVISED JULY 1994

switching characteristics over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT16245A				SN74LVT16245A				UNIT
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	
$t_{PLH}$	A or B	B or A					1	2.4	4.1	5	ns
$t_{PHL}$							1	2.3	4.1	5.2	
$t_{PZH}$	$\overline{OE}$	A or B					1	3	5.3	6.3	ns
$t_{PZL}$							1	3.1	5.2	6.7	
$t_{PHZ}$	$\overline{OE}$	A or B					2.7	4.6	6.4	7.2	ns
$t_{PLZ}$							2.6	4.3	5.8	6.1	

† All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .


PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54LVT16245A, SN74LVT16245A**  
**3.3-V ABT 16-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS143C - MAY 1992 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.


**Figure 1. Load Circuit and Voltage Waveforms**

# SN54LVT16373, SN74LVT16373 3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS144C – MAY 1992 – REVISED JULY 1994

- **State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation**
- **Members of the Texas Instruments Widebus™ Family**
- **Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)**
- **Supports Unregulated Battery Operation Down to 2.7 V**
- **Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17**
- **Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors**
- **Supports Live Insertion**
- **Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings**

SN54LVT16373 . . . WD PACKAGE  
SN74LVT16373 . . . DGG OR DL PACKAGE  
(TOP VIEW)



## description

The 'LVT16373 are 16-bit transparent D-type latches with 3-state outputs designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

$\overline{OE}$  does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

# SN54LVT16373, SN74LVT16373

## 3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS144C - MAY 1992 - REVISED JULY 1994

### description (continued)

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74LVT16373 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16373 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LVT16373 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


FUNCTION TABLE  
(each 8-bit section)

INPUTS			OUTPUT
$\overline{OE}$	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	$Q_0$
H	X	X	Z

### logic symbol†



### logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**SN54LVT16373, SN74LVT16373**  
**3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS144C – MAY 1992 – REVISED JULY 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVT16373 .....	96 mA
SN74LVT16373 .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVT16373 .....	48 mA
SN74LVT16373 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .  
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.  
For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 4)**

		SN54LVT16373		SN74LVT16373		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage		5.5		5.5	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



**SN54LVT16373, SN74LVT16373**  
**3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS144C - MAY 1992 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	SN54LVT16373		SN74LVT16373		UNIT	
		MIN	TYP†	MAX	MIN		TYP†
V <sub>IK</sub>	V <sub>CC</sub> = 2.7 V, I <sub>I</sub> = -18 mA			-1.2		-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = MIN to MAX‡, I <sub>OH</sub> = -100 µA			V <sub>CC</sub> -0.2		V <sub>CC</sub> -0.2	V
	V <sub>CC</sub> = 2.7 V, I <sub>OH</sub> = -8 mA			2.4		2.4	
	V <sub>CC</sub> = 3 V			2		2	
V <sub>OL</sub>	V <sub>CC</sub> = 2.7 V			I <sub>OL</sub> = 100 µA		0.2	0.2
				I <sub>OL</sub> = 24 mA		0.5	0.5
	V <sub>CC</sub> = 3 V			I <sub>OL</sub> = 16 mA		0.4	0.4
				I <sub>OL</sub> = 32 mA		0.5	0.5
				I <sub>OL</sub> = 48 mA		0.55	
				I <sub>OL</sub> = 64 mA			0.55
I <sub>I</sub>	V <sub>CC</sub> = 0 or MAX‡, V <sub>I</sub> = 5.5 V					10	µA
	Control inputs V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = V <sub>CC</sub> or GND					±1	
	Data inputs V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = V <sub>CC</sub>					1	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> = 0 to 4.5 V					±100	µA
I <sub>I</sub> (hold)	Data inputs V <sub>CC</sub> = 3 V			V <sub>I</sub> = 0.8 V		75	µA
				V <sub>I</sub> = 2 V		-75	
I <sub>OZH</sub>	V <sub>CC</sub> = 3.6 V, V <sub>O</sub> = 3 V					5	µA
I <sub>OZL</sub>	V <sub>CC</sub> = 3.6 V, V <sub>O</sub> = 0.5 V					-5	µA
I <sub>CC</sub>	Outputs high					0.09	mA
	Outputs low	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = V <sub>CC</sub> or GND		I <sub>O</sub> = 0,		5	
	Outputs disabled					0.09	
ΔI <sub>CC</sub> §	V <sub>CC</sub> = 3 V to 3.6 V, One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND					0.2	mA
C <sub>i</sub>	V <sub>I</sub> = 3 V or 0					5	pF
C <sub>o</sub>	V <sub>O</sub> = 3 V or 0					9.5	pF

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

**timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**

		SN54LVT16373				SN74LVT16373				UNIT
		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration, LE high	3.3		3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before LE↓	0.5		0.5		0.5		0.5		ns
t <sub>h</sub>	Hold time, data after LE↓	1.8		2		1.8		2		ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LVT16373, SN74LVT16373**  
**3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS144C – MAY 1992 – REVISED JULY 1994

switching characteristics over recommended operating free-air temperature range,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT16373				SN74LVT16373				UNIT	
			$V_{CC} = 3.3$ V $\pm 0.3$ V		$V_{CC} = 2.7$ V		$V_{CC} = 3.3$ V $\pm 0.3$ V		$V_{CC} = 2.7$ V			
			MIN	MAX	MIN	MAX	MIN	TYPT†	MAX	MIN		MAX
tPLH	D	Q	1.3	5.1		5.8	1.3	2.7	5		5.7	ns
tPHL			1.4	5		5.8	1.4	2.9	4.9		5.7	
tPLH	LE	Q	2.1	7		7.5	2.1	3.6	6		6.8	ns
tPHL			3	8.1		9.4	3	4.7	6.9		8.8	
tPZH	$\overline{OE}$	Q	1	5.6		6.4	1	2.9	5.3		6.3	ns
tPZL			1.3	5.3		6	1.3	3	5.1		5.9	
tPHZ	$\overline{OE}$	Q	2.7	7.2		8.2	2.7	4.3	6.8		7.6	ns
tPLZ			2.6	6.1		6.2	2.6	4	5.8		5.9	

† All typical values are at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$ .

**SN54LVT16373, SN74LVT16373**  
**3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**


SCBS144C – MAY 1992 – REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	6 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.


**Figure 1. Load Circuit and Voltage Waveforms**

# SN54LVT16374, SN74LVT16374 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS145C – MAY 1992 – REVISED JULY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus™* Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVT16374 . . . WD PACKAGE  
SN74LVT16374 . . . DGG OR DL PACKAGE  
(TOP VIEW)



## description

The 'LVT16374 are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The 'LVT16374 can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK), the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

$\overline{OE}$  does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

# SN54LVT16374, SN74LVT16374

## 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS145C – MAY 1992 – REVISED JULY 1994

### description (continued)

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74LVT16374 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16374 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LVT16374 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


FUNCTION TABLE  
(each flip-flop)

INPUTS			OUTPUT
$\overline{OE}$	CLK	D	Q
L	$\uparrow$	H	H
L	$\uparrow$	L	L
L	H or L	X	$Q_0$
H	X	X	Z

### logic symbol



### logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**SN54LVT16374, SN74LVT16374**  
**3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS145C – MAY 1992 – REVISED JULY 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVT16374 .....	96 mA
SN74LVT16374 .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVT16374 .....	48 mA
SN74LVT16374 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .  
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 4)**

		SN54LVT16374		SN74LVT16374		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage		5.5		5.5	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

# SN54LVT16374, SN74LVT16374

## 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS

### WITH 3-STATE OUTPUTS

SCBS145C – MAY 1992 – REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54LVT16374		SN74LVT16374		UNIT	
				MIN	TYP†	MAX	MIN		TYP†
$V_{IK}$		$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$				-1.2		V	
$V_{OH}$		$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		V	
		$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4		2.4			
		$V_{CC} = 3\text{ V}$		2		2			
$V_{OL}$		$V_{CC} = 2.7\text{ V}$		$I_{OL} = 100\ \mu\text{A}$		0.2		0.2	
				$I_{OL} = 24\text{ mA}$		0.5		0.5	
		$V_{CC} = 3\text{ V}$		$I_{OL} = 16\text{ mA}$		0.4		0.4	
				$I_{OL} = 32\text{ mA}$		0.5		0.5	
				$I_{OL} = 48\text{ mA}$		0.55		0.55	
				$I_{OL} = 64\text{ mA}$				0.55	
$I_I$		$V_{CC} = 0\text{ or MAX}^\ddagger$ , $V_I = 5.5\text{ V}$		10		10		$\mu\text{A}$	
		Control inputs $V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$		$\pm 1$		$\pm 1$			
		Data inputs $V_{CC} = 3.6\text{ V}$		$V_I = V_{CC}$		1			1
$V_I = 0$				-5		-5			
$I_{off}$		$V_{CC} = 0$ , $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$		$\pm 100$		$\pm 100$		$\mu\text{A}$	
$I_I(\text{hold})$		Data inputs $V_{CC} = 3\text{ V}$		$V_I = 0.8\text{ V}$		75		$\mu\text{A}$	
				$V_I = 2\text{ V}$		-75			
$I_{OZH}$		$V_{CC} = 3.6\text{ V}$ , $V_O = 2.7\text{ V}$		5		5		$\mu\text{A}$	
$I_{OZL}$		$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$		-5		-5		$\mu\text{A}$	
$I_{CC}$		Outputs high $V_{CC} = 3.6\text{ V}$ , $I_O = 0$ , Outputs low $V_I = V_{CC}\text{ or GND}$ Outputs disabled		0.1		0.1		mA	
				5		5			
				0.1		0.1			
$\Delta I_{CC}^\S$		$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$		0.2		0.2		mA	
$C_i$		$V_I = 3\text{ V or }0$		5		5		pF	
$C_o$		$V_O = 3\text{ V or }0$		9.5		9.5		pF	

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		SN54LVT16374				SN74LVT16374				UNIT
		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3 \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$f_{\text{clock}}$	Clock frequency	0	150	0	150	0	150	0	150	MHz
$t_w$	Pulse duration, CLK high or low	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	ns
$t_{su}$	Setup time, data before CLK↑	2.2	2.6	2.2	2.6	2.2	2.6	2.2	2.6	ns
$t_h$	Hold time, data after CLK↑	0.6	0	0.6	0	0.6	0	0.6	0	ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LVT16374, SN74LVT16374**  
**3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS145C - MAY 1992 - REVISED JULY 1994

switching characteristics over recommended operating free-air temperature range,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT16374				SN74LVT16374				UNIT	
			$V_{CC} = 3.3$ V $\pm 0.3$ V		$V_{CC} = 2.7$ V		$V_{CC} = 3.3$ V $\pm 0.3$ V			$V_{CC} = 2.7$ V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
$f_{max}$			150		150			150		150	MHz	
$t_{PLH}$	CLK	Q	1.9	6.6		7.4	1.9	3.6	6.3		7	ns
$t_{PHL}$			2.3	6.9		7.5	2.3	4.1	6.6		7.2	
$t_{PZH}$	$\overline{OE}$	Q	1	5.6		6.4	1	2.7	5.3		6.3	ns
$t_{PZL}$			1.3	5.3		6	1.3	2.8	5.1		5.9	
$t_{PHZ}$	$\overline{OE}$	Q	2.7	7.2		8.2	2.7	4.3	6.8		7.6	ns
$t_{PLZ}$			2.6	6.1		8.2	2.6	3.9	5.8		5.9	


† All typical values are at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$ .



**SN54LVT16374, SN74LVT16374**  
**3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**


SCBS145C – MAY 1992 – REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.


**Figure 1. Load Circuit and Voltage Waveforms**

# SN54LVT16500, SN74LVT16500 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS146B – MAY 1992 – REVISED JULY 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus™* Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- *UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVT16500 . . . WD PACKAGE  
SN74LVT16500 . . . DGG OR DL PACKAGE  
(TOP VIEW)



## description

The 'LVT16500 are 18-bit universal bus transceivers designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

Data flow in each direction is controlled by output-enable (OEAB and  $\overline{\text{OEBA}}$ ), latch-enable (LEAB and LEBA), and clock ( $\overline{\text{CLKAB}}$  and  $\overline{\text{CLKBA}}$ ) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if  $\overline{\text{CLKAB}}$  is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of  $\overline{\text{CLKAB}}$ . Output-enable OEAB is active high. When OEAB is high, the B-port outputs are active. When OEAB is low, the B-port outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses  $\overline{\text{OEBA}}$ , LEBA, and  $\overline{\text{CLKBA}}$ . The output enables are complementary (OEAB is active high, and  $\overline{\text{OEBA}}$  is active low).

Widebus and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

**SN54LVT16500, SN74LVT16500**  
**3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS146B – MAY 1992 – REVISED JULY 1994

**description (continued)**

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74LVT16500 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16500 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LVT16500 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE†**

INPUTS				OUTPUT
OEAB	LEAB	$\overline{\text{CLKAB}}$	A	B
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↓	L	L
H	L	↓	H	H
H	L	H	X	$B_0^{\ddagger}$
H	L	L	X	$B_0^{\S}$

† A-to-B data flow is shown; B-to-A flow is similar but uses  $\overline{\text{OEBA}}$ ,  $\overline{\text{LEBA}}$ , and  $\overline{\text{CLKBA}}$ .


‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that  $\overline{\text{CLKAB}}$  was low before LEAB went low.

SN54LVT16500, SN74LVT16500  
 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS  
 WITH 3-STATE OUTPUTS

SCBS146B - MAY 1992 - REVISED JULY 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


# SN54LVT16500, SN74LVT16500

## 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCBS146B – MAY 1992 – REVISED JULY 1994

#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVT16500 .....	96 mA
SN74LVT16500 .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVT16500 .....	48 mA
SN74LVT16500 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .
  3. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



**SN54LVT16500, SN74LVT16500**  
**3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS146B – MAY 1992 – REVISED JULY 1994

**recommended operating conditions (see Note 4)**

		SN54LVT16500		SN74LVT16500		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	2.7	3.6	2.7	3.6	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage		5.5		5.5	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LVT16500, SN74LVT16500**  
**3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS146B – MAY 1992 – REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT16500		SN74LVT16500		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$				-1.2		-1.2	V
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
	$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2					
$I_{OH} = -32\text{ mA}$				2				
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2		0.2	
		$I_{OL} = 24\text{ mA}$			0.5		0.5	
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4		0.4	
		$I_{OL} = 32\text{ mA}$			0.5		0.5	
		$I_{OL} = 48\text{ mA}$			0.55			
		$I_{OL} = 64\text{ mA}$					0.55	
$I_I$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}$ or GND	Control pins		$\pm 1$		$\pm 1$		
		$V_{CC} = 0$ or $\text{MAX}^\ddagger$ , $V_I = 5.5\text{ V}$		10		10		
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$		20		20		
		$V_I = V_{CC}$		5		5		
		$V_I = 0$		-10		-10		
$I_{off}$	$V_{CC} = 0$ , $V_I$ or $V_O = 0$ to $4.5\text{ V}$				$\pm 100$		$\mu\text{A}$	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$		75		75		
		$V_I = 2\text{ V}$		-75		-75		
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$		1		1		$\mu\text{A}$	
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$		-1		-1		$\mu\text{A}$	
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}$ or GND	$I_O = 0$ ,	Outputs high		0.12		0.12	
			Outputs low		5		5	
			Outputs disabled		0.12		0.12	
$\Delta I_{CC}^\parallel$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}$ or GND		0.2		0.2		mA	
$C_i$	$V_I = 3\text{ V or }0$		3.5		3.5		pF	
$C_{io}$	$V_O = 3\text{ V or }0$		12		12		pF	

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at  $V_{CC}$  or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

**SN54LVT16500, SN74LVT16500**  
**3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS146B – MAY 1992 – REVISED JULY 1994

**timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**

			SN54LVT16500				SN74LVT16500				UNIT
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$f_{\text{clock}}$	Clock frequency	0	150	0	125	0	150	0	125	MHz	
$t_w$	Pulse duration	LE high	3.3	3.3	3.3	3.3	3.3	3.3	3.3	ns	
		CLK high or low	3.3	3.3	3.3	3.3	3.3	3.3	3.3		
$t_{\text{su}}$	Setup time	A before CLKAB↓	1.8	1.1	1.8	1.1	1.8	1.1	1.1	ns	
		B before CLKBA↓	1.9	1.2	1.9	1.2	1.9	1.2	1.2		
		A or B before LE↓, CLK high	2.2	1.3	2.2	1.3	2.2	1.3	1.3		
		A or B before LE↓, CLK low	2.7	1.9	2.7	1.9	2.7	1.9	1.9		
$t_h$	Hold time	A or B after CLK↓	1.2	1.2	1.2	1.2	1.2	1.2	1.2	ns	
		A or B after LE↓	0.9	1.1	0.9	1.1	0.9	1.1	1.1		

**switching characteristics over recommended operating free-air temperature range,  $C_L = 50\text{ pF}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT16500				SN74LVT16500				UNIT	
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$			$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
$f_{\text{max}}$			150		125		150			125	MHz	
$t_{\text{PLH}}$	B or A	A or B	1.7	5.8		7	1.7	3	5.4		6.8	ns
$t_{\text{PHL}}$			1.6	6		7.8	1.6	3.2	5.9		7.7	
$t_{\text{PLH}}$	LEBA or LEAB	A or B	2.3	7.3		8.9	2.3	4	7		8.5	ns
$t_{\text{PHL}}$			2.7	8.2		9.8	2.7	4.3	7.9		9.7	
$t_{\text{PLH}}$	CLKBA or CLKAB	A or B	2	7.4		8.8	2	4.1	7		8.3	ns
$t_{\text{PHL}}$			2.4	8.1		10	2.4	4.4	7.9		9.9	
$t_{\text{PZH}}$	OEBA or OEAB	A or B	1.2	5.2		6.1	1.2	3	5		5.9	ns
$t_{\text{PZL}}$			1.5	5.9		7	1.5	3	5.8		6.9	
$t_{\text{PHZ}}$	OEBA or OEAB	A or B	2.7	7.7		8.6	2.7	4.6	7.4		8.3	ns
$t_{\text{PLZ}}$			2.8	7.3		7.7	2.8	4.7	6.7		7.2	


† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .



**SN54LVT16500, SN74LVT16500**  
**3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS146B – MAY 1992 – REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.


**Figure 1. Load Circuit and Voltage Waveforms**

# SN54LVT16501, SN74LVT16501 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS147B – MAY 1992 – REVISED JULY 1994

- **State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation**
- **Members of the Texas Instruments Widebus™ Family**
- **Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)**
- **Supports Unregulated Battery Operation Down to 2.7 V**
- **UBT™ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode**
- **Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17**
- **Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors**
- **Supports Live Insertion**
- **Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings**

SN54LVT16501 . . . WD PACKAGE  
SN74LVT16501 . . . DGG OR DL PACKAGE  
(TOP VIEW)



## description

The 'LVT16501 are 18-bit universal bus transceivers designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.

Data flow in each direction is controlled by output-enable (OEAB and  $\overline{\text{OEBA}}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses  $\overline{\text{OEBA}}$ , LEBA, and CLKBA. The output enables are complementary (OEAB is active high, and  $\overline{\text{OEBA}}$  is active low).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Widebus and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

**SN54LVT16501, SN74LVT16501**  
**3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS147B – MAY 1992 – REVISED JULY 1994

**description (continued)**

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74LVT16501 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16501 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LVT16501 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE†**

INPUTS				OUTPUT
OEAB	LEAB	CLKAB	A	B
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↑	L	L
H	L	↑	H	H
H	L	H	X	$B_0^{\ddagger}$
H	L	L	X	$B_0^{\S}$

† A-to-B data flow is shown: B-to-A flow is similar but uses  $\overline{OEBA}$ ,  $\overline{LEBA}$ , and  $\overline{CLKBA}$ .


‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.

§ Output level before the indicated steady-state input conditions were established.

**SN54LVT16501, SN74LVT16501**  
**3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS147B – MAY 1992 – REVISED JULY 1994

**logic symbol†**




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**SN54LVT16501, SN74LVT16501**  
**3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS147B – MAY 1992 – REVISED JULY 1994

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_{OL}$ : SN54LVT16501 .....	96 mA
SN74LVT16501 .....	128 mA
Current into any output in the high state, $I_{OH}$ (see Note 2): SN54LVT16501 .....	48 mA
SN74LVT16501 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .  
 3. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LVT16501, SN74LVT16501**  
**3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS147B – MAY 1992 – REVISED JULY 1994

**recommended operating conditions (see Note 4)**

		SN54LVT16501		SN74LVT16501		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	2.7	3.6	2.7	3.6	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage		5.5		5.5	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54LVT16501, SN74LVT16501

## 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCBS147B - MAY 1992 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT16501		SN74LVT16501		UNIT
			MIN	TYP†	MAX	MIN	
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$				-1.2		V
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V
	$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4		2.4		
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2				
$I_{OH} = -32\text{ mA}$				2			
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2	0.2	V
		$I_{OL} = 24\text{ mA}$			0.5	0.5	
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4	0.4	
		$I_{OL} = 32\text{ mA}$			0.5	0.5	
		$I_{OL} = 48\text{ mA}$			0.55		
		$I_{OL} = 64\text{ mA}$				0.55	
$I_I$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}$ or GND		Control pins	$\pm 1$		$\pm 1$	$\mu\text{A}$
	$V_{CC} = 0$ or $\text{MAX}^\ddagger$ , $V_I = 5.5\text{ V}$			10		10	
	$V_{CC} = 3.6\text{ V}$ , $V_I = 5.5\text{ V}$		A or B ports§	20		20	
	$V_I = V_{CC}$			1		1	
	$V_I = 0$			-5		-5	
$I_{off}$	$V_{CC} = 0$ , $V_I$ or $V_O = 0$ to $4.5\text{ V}$				$\pm 100$		
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75		75	$\mu\text{A}$
		$V_I = 2\text{ V}$		-75		-75	
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$		1		1		$\mu\text{A}$
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$		-1		-1		$\mu\text{A}$
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}$ or GND, $I_O = 0$		Outputs high	0.12		0.12	mA
			Outputs low	5		5	
			Outputs disabled	0.12		0.12	
$\Delta I_{CC}^\parallel$	$V_{CC} = 3\text{ V to } 3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}$ or GND		0.2		0.2		mA
$C_i$	$V_I = 3\text{ V}$ or $0$		3.5		3.5		pF
$C_{iO}$	$V_O = 3\text{ V}$ or $0$		12		12		pF

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at  $V_{CC}$  or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

**SN54LVT16501, SN74LVT16501**  
**3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS147B – MAY 1992 – REVISED JULY 1994

**timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**

			SN54LVT16501				SN74LVT16501				UNIT
			V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency		0	150	0	125	0	150	0	125	MHz
t <sub>w</sub>	Pulse duration	LE high	3.3		3.3		3.3		3.3		ns
		CLK high or low	3.3		3.3		3.3		3.3		
t <sub>su</sub>	Setup time	A before CLKAB↑	1.6		2.1		1.6		2.1		ns
		B before CLKBA↑	1.6		2.1		1.6		2.1		
		A or B before LE↓, CLK high	2.6		1.9		2.6		1.9		
		A or B before LE↓, CLK low	2		1.3		2		1.3		
t <sub>h</sub>	Hold time	A or B after CLK↑	2		2.1		2		2.1		ns
		A or B after LE↓	0.9		1.2		0.9		1.2		

**switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT16501				SN74LVT16501				UNIT
			V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			150		125		150		125		MHz
t <sub>PLH</sub>	B or A	A or B	1.7	5.4		5.8	1.7	5.4		6.8	ns
t <sub>PHL</sub>			1.6	6		7.8	1.6	5.9		7.7	
t <sub>PLH</sub>	LEBA or LEAB	A or B	2.3	6.6		7.6	2.3	7		8.5	ns
t <sub>PHL</sub>			2.7	8.2		9.8	2.7	7.9		9.7	
t <sub>PLH</sub>	CLKBA or CLKAB	A or B	2.5	6.9		7.9	2.5	7.9		9.2	ns
t <sub>PHL</sub>			3.5	9.3		10.7	3.5	8.9		10.4	
t <sub>PZH</sub>	OEBA or OEAB	A or B	1.2	5.1		6.1	1.2	5		5.9	ns
t <sub>PZL</sub>			1.5	5.9		7	1.5	5.8		6.9	
t <sub>PHZ</sub>	OEBA or OEAB	A or B	2.7	7.5		8.5	2.7	7.4		8.3	ns
t <sub>PLZ</sub>			2.8	6.8		7.5	2.8	6.7		7.2	

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.






**SN54LVT16501, SN74LVT16501**  
**3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS147B – MAY 1992 – REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	6 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.


**Figure 1. Load Circuit and Voltage Waveforms**

**SN54LVT16543, SN74LVT16543**  
**3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS148B – MAY 1992 – REVISED JULY 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus™* Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVT16543 . . . WD PACKAGE  
 SN74LVT16543 . . . DGG OR DL PACKAGE  
 (TOP VIEW)



**description**

The LVT16543 are 16-bit registered transceivers designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable ( $\overline{LEAB}$  or  $LEBA$ ) and output-enable ( $\overline{OEAB}$  or  $OEBA$ ) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable ( $\overline{CEAB}$ ) input must be low in order to enter data from A or to output data from B. If  $\overline{CEAB}$  is low and  $\overline{LEAB}$  is low, the A-to-B latches are transparent; a subsequent low-to-high transition of  $\overline{LEAB}$  puts the A latches in the storage mode. With  $\overline{CEAB}$  and  $\overline{OEAB}$  both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $OEBA$  inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1994, Texas Instruments Incorporated

# SN54LVT16543, SN74LVT16543

## 3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS

### WITH 3-STATE OUTPUTS


SCBS148B - MAY 1992 - REVISED JULY 1994

#### description (continued)

The SN74LVT16543 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16543 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LVT16543 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .



#### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**SN54LVT16543, SN74LVT16543**  
**3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**  
SCBS148B - MAY 1992 - REVISED JULY 1994

logic diagram (positive logic)



**SN54LVT16543, SN74LVT16543**  
**3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS148B – MAY 1992 – REVISED JULY 1994

**FUNCTION TABLE†**  
(each 8-bit section)

INPUTS				OUTPUT B
CEAB	LEAB	OEAB	A	
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B <sub>0</sub> ‡
L	L	L	L	L
L	L	L	H	H

† A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

‡ Output level before the indicated steady-state input conditions were established.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVT16543 .....	96 mA
SN74LVT16543 .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVT16543 .....	48 mA
SN74LVT16543 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

§ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .  
 3. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 4)**

	SN54LVT16543		SN74LVT16543		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$ High-level input voltage	2		2		V
$V_{IL}$ Low-level input voltage		0.8		0.8	V
$V_I$ Input voltage		5.5		5.5	V
$I_{OH}$ High-level output current		-24		-32	mA
$I_{OL}$ Low-level output current		48		64	mA
$\Delta t/\Delta v$ Input transition rise or fall rate	Outputs enabled				
		10		10	ns/V
$T_A$ Operating free-air temperature	-55	125	-40	85	$^\circ\text{C}$

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54LVT16543, SN74LVT16543**  
**3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS148B – MAY 1992 – REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54LVT16543		SN74LVT16543		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ ,	$I_I = -18\text{ mA}$			-1.2		-1.2	V
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		V	
	$V_{CC} = 2.7\text{ V}$ ,	$I_{OH} = -8\text{ mA}$	2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2		2			
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2		V	
		$I_{OL} = 24\text{ mA}$			0.5			
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4			
		$I_{OL} = 32\text{ mA}$			0.5			
		$I_{OL} = 48\text{ mA}$			0.55			
		$I_{OL} = 64\text{ mA}$			0.55			
$I_I$	$V_{CC} = 3.6\text{ V}$ ,	$V_I = V_{CC}\text{ or GND}$	Control pins		$\pm 1$	$\pm 1$	$\mu\text{A}$	
	$V_{CC} = 0\text{ or MAX}^\ddagger$ ,	$V_I = 5.5\text{ V}$			10	10		
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	A or B ports§		20	20		
		$V_I = V_{CC}$			5	5		
		$V_I = 0$		-10	-10			
$I_{off}$	$V_{CC} = 0$ ,	$V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				$\pm 100$	$\mu\text{A}$	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75	75	$\mu\text{A}$		
		$V_I = 2\text{ V}$		-75	-75			
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ ,	$V_O = 3\text{ V}$		1	1	$\mu\text{A}$		
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ ,	$V_O = 0.5\text{ V}$		-1	-1	$\mu\text{A}$		
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ ,	$V_I = V_{CC}\text{ or GND}$	$I_O = 0$ ,	Outputs high	0.12	0.12	mA	
				Outputs low	5	5		
				Outputs disabled	0.12	0.12		
$\Delta I_{CC}^\parallel$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$			0.2	0.2	mA		
$C_i$	$V_I = 3\text{ V or }0$			4	4	pF		
$C_{io}$	$V_O = 3\text{ V or }0$			13	13	pF		

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at  $V_{CC}\text{ or GND}$

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}\text{ or GND}$ .

**SN54LVT16543, SN74LVT16543**  
**3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS148B – MAY 1992 – REVISED JULY 1994

**timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**

			SN54LVT16543				SN74LVT16543				UNIT
			V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration, $\overline{LEAB}$ or $\overline{LEBA}$ low		3.3		3.3		3.3		3.3	ns	
t <sub>su</sub>	Setup time	Data before $\overline{LEAB}\uparrow$ or $\overline{LEBA}\uparrow$	High	0.8	0.5		0.8	0.5		ns	
		Low	1.5			1.5	1.9				
	Data before $\overline{CEAB}\uparrow$ or $\overline{CEBA}\uparrow$	High	0.7	0.4		0.7	0.4		ns		
		Low	1.6	1.9		1.6	1.9				
t <sub>h</sub>	Hold time	Data after $\overline{LEAB}\uparrow$ or $\overline{LEBA}\uparrow$	High	0.8	0		0.8	0		ns	
		Low	1.2	1.3		1.2	1.3				
	Data after $\overline{CEAB}\uparrow$ or $\overline{CEBA}\uparrow$	High	0.8	0		0.8	0		ns		
		Low	1.3	1.4		1.3	1.4				

**switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT16543				SN74LVT16543				UNIT	
			V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t <sub>PLH</sub>	A or B	B or A	1.4	4.5		5	1.4	2.7	4.6		5.5	ns
t <sub>PHL</sub>			1.3	4.5		5.3	1.3	2.9	4.6		5.8	
t <sub>PLH</sub>	$\overline{LE}$	A or B	1.3	6.8		8.5	1.7	3.7	6.3		8.1	ns
t <sub>PHL</sub>			1.5	6.5		8.3	1.9	3.7	6		7.8	
t <sub>PZH</sub>	$\overline{OE}$	A or B	1.4	5.7		7.3	1.5	3.3	5.8		7.6	ns
t <sub>PZL</sub>			1.6	5.6		7.4	1.6	3.3	6.2		8.2	
t <sub>PHZ</sub>	$\overline{OE}$	A or B	2	6.1		6.6	2	4.1	6.5		7.1	ns
t <sub>PLZ</sub>			2.7	5.2		5.4	2.7	3.9	5.8		5.9	
t <sub>PZH</sub>	$\overline{CE}$	A or B	1.4	5.5		6.7	1.5	3.3	6		7.6	ns
t <sub>PZL</sub>			1.6	5.5		6.7	1.7	3.3	6.4		8.3	
t <sub>PHZ</sub>	$\overline{CE}$	A or B	2	6.2		6.6	2	4.1	6.4		7.1	ns
t <sub>PLZ</sub>			2.6	5.3		5.5	2.6	4	5.4		5.6	


† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms






# SN54LVT16600, SN74LVT16600 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCES001 - JULY 1994

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus*™ Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- *UBT*™ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVT16600...WD PACKAGE  
SN74LVT16600...DGG OR DL PACKAGE  
(TOP VIEW)



PRODUCT PREVIEW

## description

The LVT16600 are 18-bit universal bus transceivers designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment. These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock ( $\overline{CLKAB}$  and  $\overline{CLKBA}$ ) inputs. The clock can be controlled by the clock-enable ( $\overline{CLKENAB}$  and  $\overline{CLKENBA}$ ) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if  $\overline{CLKAB}$  is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of  $\overline{CLKAB}$ . Output enable  $\overline{OEAB}$  is active low. When  $\overline{OEAB}$  is low, the outputs are active. When  $\overline{OEAB}$  is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B but uses  $\overline{OEBA}$ , LEBA,  $\overline{CLKBA}$ , and  $\overline{CLKENBA}$ .

Widebus and UBT are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

**SN54LVT16600, SN74LVT16600**  
**3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCES001 – JULY 1994

**description (continued)**

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT16600 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16600 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LVT16600 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE†**

INPUTS					OUTPUT B
CLKENAB	$\overline{OEAB}$	LEAB	CLKAB	A	
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	$B_0^{\ddagger}$
H	L	L	X	X	$B_0^{\ddagger}$
L	L	L	↓	L	L
L	L	L	↓	H	H
L	L	L	H	X	$B_0^{\ddagger}$
L	L	L	L	X	$B_0^{\S}$

† A-to-B data flow is shown; B-to-A flow is similar but uses  $\overline{OEBA}$ , LEBA, CLKBA, and CLKENBA.

‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.


PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT16600, SN74LVT16600  
 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS  
 WITH 3-STATE OUTPUTS  
 SCES001 - JULY 1994

logic diagram (positive logic)



PRODUCT PREVIEW

**SN54LVT16600, SN74LVT16600**  
**3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCES001 – JULY 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) ....	-0.5 V to 7 V
Current into any output in the low state, $I_{OL}$ : SN54LVT16600 .....	96 mA
SN74LVT16600 .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVT16600 .....	48 mA
SN74LVT16600 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 4)**

		SN54LVT16600		SN74LVT16600		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage	0.8		0.8		V
$V_I$	Input voltage	5.5		5.5		V
$I_{OH}$	High-level output current	-24		-32		mA
$I_{OL}$	Low-level output current	48		64		mA
$\Delta t/\Delta v$	Input transition rise or fall rate	10		10		ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW



**SN54LVT16600, SN74LVT16600**  
**3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCES001 - JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54LVT16600			SN74LVT16600			UNIT	
			MIN	TYPT	MAX	MIN	TYPT	MAX		
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$		-1.2			-1.2			V	
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$			$V_{CC} - 0.2$			V	
	$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4			2.4				
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2							
		$I_{OH} = -32\text{ mA}$				2				
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$	0.2			0.2			V	
		$I_{OL} = 24\text{ mA}$	0.5			0.5				
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$	0.4			0.4				
		$I_{OL} = 32\text{ mA}$	0.5			0.5				
		$I_{OL} = 48\text{ mA}$	0.55							
		$I_{OL} = 64\text{ mA}$				0.55				
$I_I$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$	Control pins	$\pm 1$			$\pm 1$			$\mu\text{A}$	
			$V_{CC} = 0\text{ or MAX}^\ddagger$ , $V_I = 5.5\text{ V}$	10			10			
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	A or B ports $^\S$	20			20			
		$V_I = V_{CC}$		5			5			
		$V_I = 0$		-10			-10			
$I_{off}$	$V_{CC} = 0$ , $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					$\pm 100$			$\mu\text{A}$	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75			75			$\mu\text{A}$
		$V_I = 2\text{ V}$		-75			-75			
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$		1			1			$\mu\text{A}$	
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$		-1			-1			$\mu\text{A}$	
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$	$I_O = 0$ ,	Outputs high	0.12			0.12			mA
			Outputs low	5			5			
			Outputs disabled	0.12			0.12			
$\Delta I_{CC}^\ddagger$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$		0.2			0.2			mA	
$C_i$	$V_I = 3\text{ V or }0$		3.5			3.5			pF	
$C_{io}$	$V_O = 3\text{ V or }0$		12			12			pF	

$^\dagger$  All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

$^\ddagger$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

$^\S$  Unused pins at  $V_{CC}$  or GND

$^\parallel$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

**PRODUCT PREVIEW**





# SN54LVT16601, SN74LVT16601 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCES002 - JULY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus*<sup>™</sup> Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- *UBT*<sup>™</sup> (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVT16601 . . . WD PACKAGE  
SN74LVT16601 . . . DGG OR DL PACKAGE  
(TOP VIEW)

$\overline{OEAB}$	1	56	CLKENAB
LEAB	2	55	CLKAB
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
$V_{CC}$	7	50	$V_{CC}$
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
$V_{CC}$	22	35	$V_{CC}$
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
$\overline{OEBA}$	27	30	CLKBA
LEBA	28	29	CLKENBA

PRODUCT PREVIEW

## description

The LVT16601 are 18-bit universal bus transceivers designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment. These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable ( $\overline{CLKENAB}$  and  $\overline{CLKENBA}$ ) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable  $\overline{OEAB}$  is active low. When  $\overline{OEAB}$  is low, the outputs are active. When  $\overline{OEAB}$  is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B but uses  $\overline{OEBA}$ , LEBA, CLKBA, and  $\overline{CLKENBA}$ .

Widebus and UBT are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

 **TEXAS  
INSTRUMENTS**

Copyright © 1994, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

10-57



**SN54LVT16601, SN74LVT16601**  
**3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCES002 - JULY 1994

**description (continued)**

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT16601 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16601 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LVT16601 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE†**

INPUTS					OUTPUT
CLKENAB	$\overline{OEAB}$	LEAB	CLKAB	A	B
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	$B_0^{\ddagger}$
H	L	L	X	X	$B_0^{\ddagger}$
L	L	L	$\uparrow$	L	L
L	L	L	$\uparrow$	H	H
L	L	L	L	X	$B_0^{\ddagger}$
L	L	L	H	X	$B_0^{\S}$

† A-to-B data flow is shown; B-to-A flow is similar but uses  $\overline{OEBA}$ , LEBA, CLKBA, and  $\overline{CLKENBA}$ .

‡ Output level before the indicated steady-state input conditions were established.

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.


PRODUCT PREVIEW



SN54LVT16601, SN74LVT16601  
 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS  
 WITH 3-STATE OUTPUTS

SCES002 - JULY 1994

logic diagram (positive logic)



PRODUCT PREVIEW

# SN54LVT16601, SN74LVT16601

## 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCES002 - JULY 1994

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, $I_{OL}$ : SN54LVT16601	96 mA
SN74LVT16601	128 mA
Current into any output in the high state, $I_{OH}$ (see Note 2): SN54LVT16601	48 mA
SN74LVT16601	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

#### recommended operating conditions (see Note 4)

	SN54LVT16601		SN74LVT16601		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$ High-level input voltage	2		2		V
$V_{IL}$ Low-level input voltage		0.8		0.8	V
$V_I$ Input voltage		5.5		5.5	V
$I_{OH}$ High-level output current		-24		-32	mA
$I_{OL}$ Low-level output current		48		64	mA
$\Delta t/\Delta v$ Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$ Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW



**SN54LVT16601, SN74LVT16601**  
**3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCES002 - JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT16601		SN74LVT16601		UNIT
			MIN	TYP†	MAX	MIN	
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$				-1.2		V
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V
	$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4		2.4		
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2				
$I_{OH} = -32\text{ mA}$				2			
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2		V
		$I_{OL} = 24\text{ mA}$			0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4		
		$I_{OL} = 32\text{ mA}$			0.5		
		$I_{OL} = 48\text{ mA}$			0.55		
		$I_{OL} = 64\text{ mA}$			0.55		
$I_I$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}$ or GND	Control pins			$\pm 1$		$\mu\text{A}$
					10		
	$V_{CC} = 0$ or $\text{MAX}^\ddagger$ , $V_I = 5.5\text{ V}$	A or B ports§			20		
					5		
	$V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}$ $V_I = 0$			-10		
$I_{off}$	$V_{CC} = 0$ , $V_I$ or $V_O = 0$ to $4.5\text{ V}$				$\pm 100$		
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	A or B ports	$V_I = 0.8\text{ V}$		75		
			$V_I = 2\text{ V}$		-75		
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$		1		1		
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$		-1		-1		
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}$ or GND	$I_O = 0$ ,	Outputs high	0.12		0.12	
			Outputs low	5		5	
			Outputs disabled	0.12		0.12	
$\Delta I_{CC}^\ddagger$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}$ or GND		0.2		0.2		
$C_i$	$V_I = 3\text{ V or }0$		3.5		3.5		
$C_{io}$	$V_O = 3\text{ V or }0$		12		12		

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at  $V_{CC}$  or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW




# SN54LVT16646, SN74LVT16646 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS149B – MAY 1992 – REVISED JULY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus™* Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVT16646 . . . WD PACKAGE  
SN74LVT16646 . . . DGG OR DL PACKAGE  
(TOP VIEW)



## description

The 'LVT16646 are 16-bit bus transceivers designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVT16646.

Output-enable ( $\overline{OE}$ ) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. The direction control (DIR) determines which bus receives data when  $\overline{OE}$  is low. In the isolation mode ( $\overline{OE}$  high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

Copyright © 1994, Texas Instruments Incorporated

**SN54LVT16646, SN74LVT16646**  
**3.3-V ABT 16-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS149B – MAY 1992 – REVISED JULY 1994

**description (continued)**

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT16646 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16646 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LVT16646 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE**


INPUTS						DATA I/Os		OPERATION OR FUNCTION
$\overline{OE}$	DIR	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
X	X	↑	X	X	X	Input	Unspecified†	Store A, B unspecified†
X	X	X	↑	X	X	Unspecified†	Input	Store B, A unspecified†
H	X	↑	↑	X	X	Input	Input	Store A and B data
H	X	H or L	H or L	X	X	Input disabled	Input disabled	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
L	H	X	X	L	X	Input	Output	Real-time A data to B bus
L	H	H or L	X	H	X	Input	Output	Stored A data to B bus

† The data output functions may be enabled or disabled by various signals at the  $\overline{OE}$  and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.




SN54LVT16646, SN74LVT16646  
 3.3-V ABT 16-BIT BUS TRANSCEIVERS  
 WITH 3-STATE OUTPUTS

SCBS149B – MAY 1992 – REVISED JULY 1994




$\overline{OE}$	DIR	CLKAB	CLKBA	SAB	SBA
L	L	X	X	X	L

REAL-TIME TRANSFER  
 BUS B TO BUS A




$\overline{OE}$	DIR	CLKAB	CLKBA	SAB	SBA
L	H	X	X	L	X

REAL-TIME TRANSFER  
 BUS A TO BUS B



$\overline{OE}$	DIR	CLKAB	CLKBA	SAB	SBA
X	X	↑	X	X	X
X	X	X	↑	X	X
H	X	↑	↑	X	X

STORAGE FROM  
 A, B, OR A AND B



$\overline{OE}$	DIR	CLKAB	CLKBA	SAB	SBA
L	L	X	H or L	X	H
L	H	H or L	X	H	X

TRANSFER STORED DATA  
 TO A AND/OR B


Figure 1. Bus-Management Functions



**SN54LVT16646, SN74LVT16646**  
**3.3-V ABT 16-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS149B - MAY 1992 - REVISED JULY 1994

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54LVT16646, SN74LVT16646  
 3.3-V ABT 16-BIT BUS TRANSCEIVERS  
 WITH 3-STATE OUTPUTS

SCBS149B - MAY 1992 - REVISED JULY 1994

logic diagram (positive logic)



PRODUCT PREVIEW

# SN54LVT16646, SN74LVT16646 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS149B - MAY 1992 - REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVT16646 .....	96 mA
SN74LVT16646 .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVT16646 .....	48 mA
SN74LVT16646 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .  
 3. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 4)

		SN54LVT16646		SN74LVT16646		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage		5.5		5.5	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	$^\circ\text{C}$

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LVT16646, SN74LVT16646**  
**3.3-V ABT 16-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS149B - MAY 1992 - REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54LVT16646			SN74LVT16646			UNIT	
			MIN	TYP†	MAX	MIN	TYP†	MAX		
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$		-1.2			-1.2			V	
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$			$V_{CC} - 0.2$			V	
	$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4			2.4				
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2							
$I_{OH} = -32\text{ mA}$					2					
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$	0.2			0.2			V	
		$I_{OL} = 24\text{ mA}$	0.5			0.5				
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$	0.4			0.4				
		$I_{OL} = 32\text{ mA}$	0.5			0.5				
		$I_{OL} = 48\text{ mA}$	0.55			0.55				
		$I_{OL} = 64\text{ mA}$	0.55			0.55				
$I_I$	$V_{CC} = 3.6\text{ V}$ , $V_I = 0\text{ or MAX}^\ddagger$	$V_I = V_{CC}\text{ or GND}$	Control pins	$\pm 1$			$\pm 1$			$\mu\text{A}$
		$V_I = 5.5\text{ V}$		10			10			
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	A or B ports§	20			20			
		$V_I = V_{CC}$		5			5			
		$V_I = 0$		-10			-10			
$I_{off}$	$V_{CC} = 0$ , $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					$\pm 100$			$\mu\text{A}$	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75			75			$\mu\text{A}$
		$V_I = 2\text{ V}$		-75			-75			
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$		1			1			$\mu\text{A}$	
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$		-1			-1			$\mu\text{A}$	
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$	$I_O = 0$	Outputs high	0.12			0.12			mA
			Outputs low	5			5			
			Outputs disabled	0.12			0.12			
$\Delta I_{CC}^\parallel$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$		0.2			0.2			mA	
$C_i$	$V_I = 3\text{ V or }0$		3.5			3.5			pF	
$C_{io}$	$V_O = 3\text{ V or }0$		12			12			pF	

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at  $V_{CC}\text{ or GND}$

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}\text{ or GND}$ .

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LVT16646, SN74LVT16646**  
**3.3-V ABT 16-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS149B – MAY 1992 – REVISED JULY 1994

**timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)**

		SN54LVT16646				SN74LVT16646				UNIT	
		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V			
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f <sub>clock</sub>	Clock frequency	0	150	0	150	0	150	0	150	MHz	
t <sub>w</sub>	Pulse duration, CLK high or low	3.3		3.3		3.3		3.3		ns	
t <sub>su</sub>	Setup time, A or B before CLKAB↑ or CLKBA↑	Data high		1.3		1.4		1.3		1.4	
		Data low		2.4		3		2.4		3	
t <sub>h</sub>	Hold time, A or B after CLKAB↑ or CLKBA↑	Data high		0.5		0		0.5		0	
		Data low		0.6		0.5		0.5		0.5	

**switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 2)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT16646				SN74LVT16646				UNIT					
			V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V							
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX				
f <sub>max</sub>			150				150				MHz					
t <sub>PLH</sub>	CLKBA or CLKAB	A or B	1.8		6		6.9		1.8		3.8		5.7		6.7	
t <sub>PHL</sub>			2.1		5.9		6.6		2.1		3.9		5.7		6.5	
t <sub>PLH</sub>	A or B	B or A	1.3		4.9		5.6		1.3		3		4.7		5.4	
t <sub>PHL</sub>			1		4.8		5.8		1		3.1		4.7		5.6	
t <sub>PLH</sub>	SBA or SAB‡	A or B	1.4		6.4		7.4		1.4		4		6.2		7.2	
t <sub>PHL</sub>			1.4		6.4		7.4		1.4		4.3		6.2		7.2	
t <sub>PZH</sub>	OE	A or B	1		5.2		7.4		1		3		5.4		6.4	
t <sub>PZL</sub>			1		6.5		7.5		1		3.1		5.6		6.5	
t <sub>PHZ</sub>	OE	A or B	2.3		6.7		7.1		2.3		4.6		6.5		6.9	
t <sub>PLZ</sub>			2.2		6		6.5		2.2		4.5		5.8		5.9	
t <sub>PZH</sub>	DIR	A or B	1		5.9		7.7		1		3.3		5.7		6.7	
t <sub>PZL</sub>			1.2		5.9		7.3		1.2		3.5		5.8		6.7	
t <sub>PHZ</sub>	DIR	A or B	1.7		7.3		8.5		1.7		4.7		7.2		8.3	
t <sub>PLZ</sub>			1.5		7.8		7.4		1.5		4.9		6.6		7.2	


† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

# SN54LVT16646, SN74LVT16646 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS149B – MAY 1992 – REVISED JULY 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms




# SN54LVT16652, SN74LVT16652 3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS150B – MAY 1992 – REVISED JULY 1994

- **State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation**
- **Members of the Texas Instruments *Widebus*™ Family**
- **Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )**
- **Supports Unregulated Battery Operation Down to 2.7 V**
- **Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )**
- **Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17**
- **Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors**
- **Supports Live Insertion**
- **Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings**

SN54LVT16652 . . . WD PACKAGE  
SN74LVT16652 . . . DGG OR DL PACKAGE  
(TOP VIEW)



## description

The 'LVT16652 are 16-bit bus transceivers designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as two 8-bit transceivers or one 16-bit transceiver.

Complementary output-enable (OEAB and  $\overline{\text{OEBA}}$ ) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVT16652.

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and  $\overline{\text{OEBA}}$ . In this configuration, each output reinforces its input. When all other data sources to the two sets of bus line are at high impedance, each set of bus lines remains at its last level configuration.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1994, Texas Instruments Incorporated



# SN54LVT16652, SN74LVT16652

## 3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS

### WITH 3-STATE OUTPUTS

SCBS150B – MAY 1992 – REVISED JULY 1994

#### description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74LVT16652 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16652 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LVT16652 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE

INPUTS						DATA I/O†		OPERATION OR FUNCTION
OEAB	$\overline{OEBA}$	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
L	H	H or L	H or L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	H or L	X	X	Input	Unspecified‡	Store A, hold B
H	H	↑	↑	X‡	X	Input	Output	Store A in both registers
L	X	H or L	↑	X	X	Unspecified‡	Input	Hold A, store B
L	L	↑	↑	X	X‡	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
H	H	X	X	L	X	Input	Output	Real-time A data to B bus
H	H	H or L	X	H	X	Input	Output	Stored A data to B bus
H	L	H or L	H or L	H	H	Output	Output	Stored A data to B bus and stored B data to A bus

† The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or  $\overline{OEBA}$  inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.

‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered in order to load both registers.

PRODUCT PREVIEW



SN54LVT16652, SN74LVT16652  
 3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS  
 WITH 3-STATE OUTPUTS

SCBS150B - MAY 1992 - REVISED JULY 1994





Figure 1. Bus-Management Functions

PRODUCT PREVIEW

**SN54LVT16652, SN74LVT16652**  
**3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS150B - MAY 1992 - REVISED JULY 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


PRODUCT PREVIEW




SN54LVT16652, SN74LVT16652  
 3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS  
 WITH 3-STATE OUTPUTS

SCBS150B - MAY 1992 - REVISED JULY 1994

logic diagram (positive logic)



To Seven Other Channels



To Seven Other Channels

PRODUCT PREVIEW

# SN54LVT16652, SN74LVT16652

## 3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS150B – MAY 1992 – REVISED JULY 1994

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_{OL}$ : SN54LVT16652 .....	96 mA
SN74LVT16652 .....	128 mA
Current into any output in the high state, $I_{OH}$ (see Note 2): SN54LVT16652 .....	48 mA
SN74LVT16652 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

### recommended operating conditions (see Note 4)

	SN54LVT16652		SN74LVT16652		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$ High-level input voltage	2		2		V
$V_{IL}$ Low-level input voltage	0.8		0.8		V
$V_I$ Input voltage	5.5		5.5		V
$I_{OH}$ High-level output current	-24		-32		mA
$I_{OL}$ Low-level output current	48		64		mA
$\Delta t/\Delta v$ Input transition rise or fall rate	Outputs enabled		10		ns/V
$T_A$ Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW



**SN54LVT16652, SN74LVT16652**  
**3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS150B – MAY 1992 – REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54LVT16652		SN74LVT16652		UNIT			
			MIN	MAX	MIN	MAX				
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$		-1.2		-1.2		V			
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\dagger$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$				V			
	$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4		2.4					
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$		2						
		$I_{OH} = -32\text{ mA}$				2				
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$		0.2		0.2				
		$I_{OL} = 24\text{ mA}$		0.5		0.5				
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$		0.4		0.4				
		$I_{OL} = 32\text{ mA}$		0.5		0.5				
		$I_{OL} = 48\text{ mA}$		0.55						
		$I_{OL} = 64\text{ mA}$				0.55				
$I_I$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}$ or GND		Control pins		$\pm 1$		$\mu\text{A}$			
	$V_{CC} = 0$ or $\text{MAX}^\dagger$ , $V_I = 5.5\text{ V}$				10			10		
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$		A or B ports $^\ddagger$		20				
		$V_I = V_{CC}$				5		5		
		$V_I = 0$				-10		-10		
$I_{off}$	$V_{CC} = 0$ , $V_I$ or $V_O = 0$ to $4.5\text{ V}$				$\pm 100$		$\mu\text{A}$			
$I_{I(\text{hold})}$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$		A or B ports		75		$\mu\text{A}$		
		$V_I = 2\text{ V}$				-75			-75	
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$		1		1		$\mu\text{A}$			
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$		-1		-1		$\mu\text{A}$			
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}$ or GND, $I_O = 0$		Outputs high		0.1		mA			
			Outputs low		5					
			Outputs disabled		0.1			0.1		
$\Delta I_{CC}^\S$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}$ or GND		0.2		0.2		mA			
$C_I$	$V_I = 3\text{ V}$ or 0						pF			
$C_{iO}$	$V_O = 3\text{ V}$ or 0						pF			

$^\dagger$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

$^\ddagger$  Unused pins at  $V_{CC}$  or GND

$^\S$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

**PRODUCT PREVIEW**





# SN54LVT16835, SN74LVT16835 3.3-V ABT 18-BIT UNIVERSAL BUS DRIVERS WITH 3-STATE OUTPUTS

SCBS309A – MARCH 1994 – REVISED JULY 1994

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus™* Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description

The 'LVT16835 are 18-bit universal bus drivers designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

Data flow from A to Y is controlled by the output-enable ( $\overline{OE}$ ) input. These devices operate in the transparent mode when the latch-enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of the clock. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT16835 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16835 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74LVT16835 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54LVT16835...WD PACKAGE  
SN74LVT16835...DGG OR DL PACKAGE  
(TOP VIEW)



Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW



**SN54LVT16835, SN74LVT16835**  
**3.3-V ABT 18-BIT UNIVERSAL BUS DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS309A – MARCH 1994 – REVISED JULY 1994


**FUNCTION TABLE**

INPUTS				OUTPUT
OE	LE	CLK	A	Y
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	↑	L	L
L	L	↑	H	H
L	L	H	X	Y <sub>0</sub> <sup>†</sup>
L	L	L	X	Y <sub>0</sub> <sup>‡</sup>

† Output level before the indicated steady-state input conditions were established, provided that CLK was high before LE went low.

‡ Output level before the indicated steady-state input conditions were established.

**logic symbols**




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**PRODUCT PREVIEW**



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVT16835 .....	96 mA
SN74LVT16835 .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVT16835 .....	48 mA
SN74LVT16835 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

PRODUCT PREVIEW

**SN54LVT16835, SN74LVT16835**  
**3.3-V ABT 18-BIT UNIVERSAL BUS DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS309A - MARCH 1994 - REVISED JULY 1994

**recommended operating conditions (see Note 4)**

		SN54LVT16835		SN74LVT16835		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage	0.8		0.8		V
$V_I$	Input voltage	5.5		5.5		V
$I_{OH}$	High-level output current	-24		-32		mA
$I_{OL}$	Low-level output current	48		64		mA
$\Delta t/\Delta v$	Input transition rise or fall rate	10		10		ns/V
	Outputs enabled	10		10		ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW



**SN54LVT16835, SN74LVT16835**  
**3.3-V ABT 18-BIT UNIVERSAL BUS DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS309A – MARCH 1994 – REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54LVT16835		SN74LVT16835		UNIT
			MIN	MAX	MIN	MAX	
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$		-1.2		-1.2		V
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\dagger$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$		$V_{CC} - 0.2$		V
	$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4		2.4		
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2				
$I_{OH} = -32\text{ mA}$				2			
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$	0.2		0.2		V
		$I_{OL} = 24\text{ mA}$	0.5		0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$	0.4		0.4		
		$I_{OL} = 32\text{ mA}$	0.5		0.5		
		$I_{OL} = 48\text{ mA}$	0.55				
		$I_{OL} = 64\text{ mA}$			0.55		
$I_I$	$V_{CC} = 0\text{ or MAX}^\dagger$ , $V_I = 5.5\text{ V}$		10		10		$\mu\text{A}$
	$V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}\text{ or GND}$	Control pins		$\pm 1$		
		$V_I = V_{CC}$	A inputs $^\ddagger$		1		
		$V_I = 5.5\text{ V}$			20		
		$V_I = 0$			-5		
$I_{off}$	$V_{CC} = 0$ , $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				$\pm 100$		
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A inputs		75		$\mu\text{A}$
		$V_I = 2\text{ V}$			-75		
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$		1		1		$\mu\text{A}$
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$		-1		-1		$\mu\text{A}$
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$ , $I_O = 0$		Outputs high		0.1		mA
			Outputs low		5		
			Outputs disabled		0.1		
$\Delta I_{CC}^\S$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$		0.2		0.2		mA
$C_i$	$V_I = 3\text{ V or }0$						pF
$C_o$	$V_O = 3\text{ V or }0$						pF

$^\dagger$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

$^\ddagger$  Unused pins at  $V_{CC}$  or GND

$^\S$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

**PRODUCT PREVIEW**






# SN54LVT16952, SN74LVT16952 3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS151B – MAY 1992 – REVISED JULY 1994

- **State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation**
- **Members of the Texas Instruments Widebus™ Family**
- **Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)**
- **Supports Unregulated Battery Operation Down to 2.7 V**
- **Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17**
- **Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors**
- **Supports Live Insertion**
- **Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings**

SN54LVT16952 . . . WD PACKAGE  
SN74LVT16952 . . . DGG OR DL PACKAGE  
(TOP VIEW)



## description

The LVT16952 are 16-bit registered transceivers designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable ( $\overline{OEAB}$  or  $\overline{OEBA}$ ) input low accesses the data on either port.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT16952 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16952 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT16952 is characterized for operation from -40°C to 85°C.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

**SN54LVT16952, SN74LVT16952**  
**3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS151B - MAY 1992 - REVISED JULY 1994

**logic symbol†**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**SN54LVT16952, SN74LVT16952**  
**3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS151B - MAY 1992 - REVISED JULY 1994



**FUNCTION TABLE†**

INPUTS				OUTPUT B
CLKENAB	CLKAB	OEAB	A	
H	X	L	X	$B_0^\ddagger$
X	L	L	X	$B_0^\ddagger$
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z

† A-to-B data flow is shown; B-to-A data flow is similar but uses  $\overline{\text{CLKENBA}}$ , CLKBA, and  $\overline{\text{OEBA}}$ .

‡ Level of B before the indicated steady-state input conditions were established.

**logic diagram (positive logic)**





# SN54LVT16952, SN74LVT16952 3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS151B – MAY 1992 – REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) ....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVT16952 .....	96 mA
SN74LVT16952 .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVT16952 .....	48 mA
SN74LVT16952 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .  
 3. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 4)

		SN54LVT16952		SN74LVT16952		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage		5.5		5.5	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	$^\circ\text{C}$

NOTE 4: Unused or floating control inputs must be held high or low.

**SN54LVT16952, SN74LVT16952**  
**3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS151B – MAY 1992 – REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54LVT16952			SN74LVT16952			UNIT	
			MIN	TYP†	MAX	MIN	TYP†	MAX		
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ ,	$I_I = -18\text{ mA}$			-1.2			-1.2	V	
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\ \mu\text{A}$		$V_{CC}-0.2$			$V_{CC}-0.2$			V	
	$V_{CC} = 2.7\text{ V}$ ,	$I_{OH} = -8\text{ mA}$	2.4			2.4				
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2							
		$I_{OH} = -32\text{ mA}$				2				
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$				0.2			V	
		$I_{OL} = 24\text{ mA}$				0.5				
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$				0.4				
		$I_{OL} = 32\text{ mA}$				0.5				
		$I_{OL} = 48\text{ mA}$				0.55				
		$I_{OL} = 64\text{ mA}$				0.55				
$I_I$	$V_{CC} = 3.6\text{ V}$ ,	$V_I = V_{CC}$ or GND	Control pins		$\pm 1$		$\pm 1$	$\mu\text{A}$		
	$V_{CC} = 0$ or $\text{MAX}^\ddagger$ ,	$V_I = 5.5\text{ V}$			10		10			
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	A or B ports§		20		20			
		$V_I = V_{CC}$			1		1			
		$V_I = 0$			-5		-5			
$I_{off}$	$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to $4.5\text{ V}$					$\pm 100$	$\mu\text{A}$		
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports		75		75	$\mu\text{A}$		
		$V_I = 2\text{ V}$			-75		-75			
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ ,	$V_O = 3\text{ V}$			1		1	$\mu\text{A}$		
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ ,	$V_O = 0.5\text{ V}$			-1		-1	$\mu\text{A}$		
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ ,	$V_I = V_{CC}$ or GND	$I_O = 0$ ,	Outputs high			0.12		0.12	mA
				Outputs low			5		5	
				Outputs disabled			0.12		0.12	
$\Delta I_{CC}^\parallel$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}$ or GND				0.2		0.2	mA		
$C_i$	$V_I = 3\text{ V or }0$				4		4	pF		
$C_{iO}$	$V_O = 3\text{ V or }0$				13		13	pF		

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at  $V_{CC}$  or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LVT16952, SN74LVT16952**  
**3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS151B – MAY 1992 – REVISED JULY 1994

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		SN54LVT16952				SN74LVT16952				UNIT
		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	150	0	150	0	150	0	150	MHz
t <sub>w</sub>	Pulse duration	CLKEN high		3.3	3.3	3.3		3.3		ns
		CLK high or low		3.3	3.3	3.3		3.3		
t <sub>su</sub>	Setup time	Data before CLK high or low		2.1	2.9	2.1		2.9		ns
		CLKEN before CLK, data high or low		1.2	1.6	1.2		1.6		
t <sub>h</sub>	Hold time	Data after CLK high or low		0.7	0.7	0.7		0.7		ns
		CLKEN after CLK, data high or low		1.4	1.5	1.4		1.5		

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT16952				SN74LVT16952				UNIT
			V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	
f <sub>max</sub>			150	150	150	150	150	150	150	MHz	
t <sub>PLH</sub>	CLKBA or CLKAB	A or B	2	5.4	6.1	2	3.4	5.8	7.1	ns	
t <sub>PHL</sub>			2	5.4	5.7	2	3.4	5.8	6.9		
t <sub>pZH</sub>	OEBA or OEAB	A or B	1	4.7	5.8	1	2.7	5.6	6.7	ns	
t <sub>pZL</sub>			1.2	4.6	5.5	1.2	2.7	6.5	8		
t <sub>PHZ</sub>	OEBA or OEAB	A or B	2.3	5.7	6.1	2.3	3.9	6.3	6.9	ns	
t <sub>PLZ</sub>			2.2	5.2	5.3	2.2	3.9	5.1	5.3		

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

**SN54LVT16952, SN74LVT16952**  
**3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS151B – MAY 1992 – REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




**VOLTAGE WAVEFORMS  
PULSE DURATION**



**VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**



<b>General Information</b>	<b>1</b>
<b>ABT Octals</b>	<b>2</b>
<b>ABT Widebus™</b>	<b>3</b>
<b>ABTE/ETL Widebus™</b>	<b>4</b>
<b>ABT Widebus+™</b>	<b>5</b>
<b>ABT Memory Drivers</b>	<b>6</b>
<b>Futurebus+/BTL Transceivers</b>	<b>7</b>
<b>IEEE 1149.1 (JTAG) Boundary-Scan Logic</b>	<b>8</b>
<b>LVT Octals</b>	<b>9</b>
<b>LVT Widebus™</b>	<b>10</b>
<b>LVT Memory Drivers</b>	<b>11</b>
<b>GTL Widebus™</b>	<b>12</b>
<b>Application Notes and Articles</b>	<b>13</b>
<b>Characterization Information</b>	<b>14</b>
<b>Mechanical Data</b>	<b>15</b>

# Contents


		<b>Page</b>
'LVT162244	3.3-V ABT 16-Bit Buffers/Drivers .....	11-3
'LVT162245	3.3-V ABT 16-Bit Bus Transceivers .....	11-9
'LVT162373	3.3-V ABT 16-Bit Transparent D-Type Latches .....	11-13
'LVT162374	3.3-V ABT 16-Bit Edge-Triggered D-Type Flip-Flops .....	11-17

# SN54LVT162244, SN74LVT162244 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS258C – JUNE 1993 – REVISED SEPTEMBER 1994

- Output Ports Have Equivalent 22- $\Omega$  Series Resistors, So No External Resistors Are Required
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus*<sup>™</sup> Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVT162244 . . . WD PACKAGE  
SN74LVT162244 . . . DGG OR DL PACKAGE  
(TOP VIEW)



## description

The 'LVT162244 are 16-bit buffers and line drivers designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

The outputs, which are designed to source or sink up to 12 mA, include 22- $\Omega$  series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated



**SN54LVT162244, SN74LVT162244**  
**3.3-V ABT 16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS258C – JUNE 1993 – REVISED SEPTEMBER 1994

---

**description (continued)**

The SN74LVT162244 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT162244 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LVT162244 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


**FUNCTION TABLE**  
(each 4-bit buffer)

INPUTS		OUTPUT
$\overline{\text{OE}}$	A	Y
L	H	H
L	L	L
H	X	Z

SN54LVT162244, SN74LVT162244  
 3.3-V ABT 16-BIT BUFFERS/DRIVERS  
 WITH 3-STATE OUTPUTS


SCBS258C - JUNE 1993 - REVISED SEPTEMBER 1994

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



**SN54LVT162244, SN74LVT162244**  
**3.3-V ABT 16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS258C - JUNE 1993 - REVISED SEPTEMBER 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) ....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ .....	30 mA
Current into any output in the high state, $I_{OH}$ (see Note 2) .....	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.  
 For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 4)**

		SN54LVT162244		SN74LVT162244		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage		5.5		5.5	V
$I_{OH}$	High-level output current		-12		-12	mA
$I_{OL}$	Low-level output current		12		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LVT162244, SN74LVT162244**  
**3.3-V ABT 16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS258C - JUNE 1993 - REVISED SEPTEMBER 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54LVT162244		SN74LVT162244		UNIT
			MIN	TYP†	MAX	MIN	
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$				-1.2		V
$V_{OH}$	$V_{CC} = 3\text{ V}$ , $I_{OH} = -12\text{ mA}$		2		2		V
$V_{OL}$	$V_{CC} = 3\text{ V}$ , $I_{OL} = 12\text{ mA}$				0.8		V
$I_I$	$V_{CC} = 0\text{ or MAX}^\ddagger$ , $V_I = 5.5\text{ V}$				10		$\mu\text{A}$
	$V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}\text{ or GND}$	Control pins		$\pm 1$		
		$V_I = V_{CC}$	Data pins		1		
		$V_I = 0$			-5		
$I_{off}$	$V_{CC} = 0$ , $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$						$\mu\text{A}$
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$		$V_I = 0.8\text{ V}$		75		$\mu\text{A}$
			$V_I = 2\text{ V}$		-75		
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$				5		$\mu\text{A}$
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$				-5		$\mu\text{A}$
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$		$I_O = 0$		Outputs high		$\text{mA}$
					Outputs low		
					Outputs disabled		
$\Delta I_{CC}^\S$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$				0.2		$\text{mA}$
$C_i$	$V_I = 3\text{ V or }0$				4		$\text{pF}$
$C_o$	$V_O = 3\text{ V or }0$				10		$\text{pF}$

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

**switching characteristics over recommended operating free-air temperature range,  $C_L = 50\text{ pF}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT162244				SN74LVT162244				UNIT	
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
$t_{PLH}$	A	Y	1.4	5.2	6.1		1.4	3.2	4.9	5.8		ns
$t_{PHL}$			1.1	5.1	6.3		1.1	3.1	5	6.1		
$t_{PZH}$	$\overline{OE}$	Y	1	6.6	7.3		1	4.7	6.4	7.1		ns
$t_{PZL}$			1.4	5.1	7.4		1.4	3.4	5.6	7.3		
$t_{PHZ}$	$\overline{OE}$	Y	2.6	6.9	7.6		2.6	4.5	6.6	7.3		ns
$t_{PLZ}$			2.6	6.1	6.8		2.6	3.6	5.8	6.5		

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LVT162244, SN74LVT162244**  
**3.3-V ABT 16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS258C - JUNE 1993 - REVISED SEPTEMBER 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**




# SN54LVT162245, SN74LVT162245 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS260B – JUNE 1993 – REVISED JULY 1994

- A-Port Outputs Have Equivalent 22- $\Omega$  Series Resistors, So No External Resistors Are Required
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus™* Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVT162245 . . . WD PACKAGE  
SN74LVT162245 . . . DGG OR DL PACKAGE  
(TOP VIEW)



PRODUCT PREVIEW

## description

The 'LVT162245 are 16-bit (dual-octal) noninverting 3-state transceivers designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses are effectively isolated.

The A-port outputs, which are designed to source or sink up to 12 mA, include 22- $\Omega$  series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1994, Texas Instruments Incorporated

# SN54LVT162245, SN74LVT162245 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS260B - JUNE 1993 - REVISED JULY 1994

## description (continued)


The SN74LVT162245 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT162245 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LVT162245 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


FUNCTION TABLE  
(each 8-bit section)

INPUTS		OPERATION
$\overline{\text{OE}}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

## logic symbol†



## logic diagram (positive logic)



PRODUCT PREVIEW

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**SN54LVT162245, SN74LVT162245**  
**3.3-V ABT 16-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS260B – JUNE 1993 – REVISED JULY 1994

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	–0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	–0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVT162245 (except A port) .....	96 mA
SN74LVT162245 (except A port) .....	128 mA
A port .....	30 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVT162245 (B port) .....	48 mA
SN74LVT162245 (B port) .....	64 mA
A port .....	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .  
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.  
For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**recommended operating conditions (see Note 4)**

		SN54LVT162245		SN74LVT162245		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2.7	3.6	2.7	3.6	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage		5.5		5.5	V
$I_{OH}$	High-level output current	B port		–24	–32	mA
		A port		–12	–12	
$I_{OL}$	Low-level output current	A port		12	12	mA
		B port		48	64	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

**PRODUCT PREVIEW**



**SN54LVT162245, SN74LVT162245**  
**3.3-V ABT 16-BIT BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS260B – JUNE 1993 – REVISED JULY 1994

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54LVT162245		SN74LVT162245		UNIT
			MIN	MAX	MIN	MAX	
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$		-1.2		-1.2		V
$V_{OH}$	$V_{CC} = 3\text{ V}$	$I_{OH} = -12\text{ mA}$	A port	2	2		V
	$V_{CC} = \text{MIN to MAX}^\dagger$ , $I_{OH} = -100\text{ }\mu\text{A}$			$V_{CC}-0.2$	$V_{CC}-0.2$		
	$V_{CC} = 2.7\text{ V}$	$I_{OH} = -8\text{ mA}$		2.4	2.4		
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$		2			
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 12\text{ mA}$	A port	0.8	0.8		V
		$I_{OL} = 100\text{ }\mu\text{A}$		0.2	0.2		
		$I_{OL} = 24\text{ mA}$		0.5	0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$	B port	0.4	0.4		
		$I_{OL} = 32\text{ mA}$		0.5	0.5		
		$I_{OL} = 48\text{ mA}$		0.55			
		$I_{OL} = 64\text{ mA}$			0.55		
$I_I$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$		Control pins	$\pm 1$	$\pm 1$		$\mu\text{A}$
	$V_{CC} = 0\text{ or MAX}^\dagger$ , $V_I = 5.5\text{ V}$			10	10		
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	A or B ports $^\ddagger$	20	20		
		$V_I = 0$		5	5		
$I_{off}$	$V_{CC} = 0$ , $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				$\pm 100$	$\mu\text{A}$	
$I_{I(\text{hold})}$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75	75		$\mu\text{A}$
		$V_I = 2\text{ V}$		-75	-75		
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$	$V_O = 3\text{ V}$		1	1	$\mu\text{A}$	
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$	$V_O = 0.5\text{ V}$		-1	-1	$\mu\text{A}$	
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$	$I_O = 0$	Outputs high	0.1	0.1	mA	
			Outputs low	5	5		
			Outputs disabled	0.1	0.1		
$\Delta I_{CC}^\S$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$			0.2	0.2	mA	
$C_i$	$V_I = 3\text{ V or }0$					pF	
$C_{io}$	$V_O = 3\text{ V or }0$					pF	

$^\dagger$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

$^\ddagger$  Unused pins at  $V_{CC}$  or GND

$^\S$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW




# SN54LVT162373, SN74LVT162373 3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS261B – JULY 1993 – REVISED JULY 1994

- Output Ports Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus™* Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVT162373 . . . WD PACKAGE  
SN74LVT162373 . . . DGG OR DL PACKAGE  
(TOP VIEW)



## description

The LVT162373 are 16-bit transparent D-type latches with 3-state outputs designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1994, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

11-13

PRODUCT PREVIEW

**SN54LVT162373, SN74LVT162373**  
**3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS261B – JULY 1993 – REVISED JULY 1994

**description (continued)**

$\overline{OE}$  does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include 22- $\Omega$  series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT162373 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT162373 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LVT162373 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE**  
(each 8-bit section)

INPUTS			OUTPUT
$\overline{OE}$	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	$Q_0$
H	X	X	Z

PRODUCT PREVIEW




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


**SN54LVT162373, SN74LVT162373**  
**3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS261B - JULY 1993 - REVISED JULY 1994

**logic symbol†**



**logic diagram (positive logic)**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ .....	30 mA
Current into any output in the high state, $I_{OH}$ (see Note 2) .....	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .
  3. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**PRODUCT PREVIEW**

**SN54LVT162373, SN74LVT162373**  
**3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS261B – JULY 1993 – REVISED JULY 1994

**recommended operating conditions (see Note 4)**

		SN54LVT162373		SN74LVT162373		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	2.7	3.6	2.7	3.6	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage		5.5		5.5	V
I <sub>OH</sub>	High-level output current		-12		-12	mA
I <sub>OL</sub>	Low-level output current		12		12	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54LVT162373		SN74LVT162373		UNIT
			MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 2.7 V, I <sub>I</sub> = -18 mA		-1.2		-1.2		V
V <sub>OH</sub>	V <sub>CC</sub> = 3 V, I <sub>OH</sub> = -12 mA		2		2		V
V <sub>OL</sub>	V <sub>CC</sub> = 3 V, I <sub>OL</sub> = 12 mA		0.8		0.8		V
I <sub>I</sub>	V <sub>CC</sub> = 0 or MAX <sup>†</sup> , V <sub>I</sub> = 5.5 V		10		10		μA
	V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = V <sub>CC</sub> or GND	Control pins		±1		
		V <sub>I</sub> = V <sub>CC</sub>	Data pins		1		
		V <sub>I</sub> = 0			-5		
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> = 0 to 4.5 V				±100		μA
I <sub>I</sub> (hold)	V <sub>CC</sub> = 3 V		V <sub>I</sub> = 0.8 V		75		μA
			V <sub>I</sub> = 2 V		-75		
I <sub>OZH</sub>	V <sub>CC</sub> = 3.6 V, V <sub>O</sub> = 3 V		1		1		μA
I <sub>OZL</sub>	V <sub>CC</sub> = 3.6 V, V <sub>O</sub> = 0.5 V		-1		-1		μA
I <sub>CC</sub>	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0,		Outputs high		0.19		mA
			Outputs low		5		
			Outputs disabled		0.19		
ΔI <sub>CC</sub> <sup>‡</sup>	V <sub>CC</sub> = 3 V to 3.6 V, One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND		0.2		0.2		mA
C <sub>I</sub>	V <sub>I</sub> = 3 V or 0						pF
C <sub>O</sub>	V <sub>O</sub> = 3 V or 0						pF

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW




# SN54LVT162374, SN74LVT162374 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS262B – JULY 1993 – REVISED JULY 1994

- Output Ports Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus™* Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Supports Live Insertion
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVT162374 . . . WD PACKAGE  
SN74LVT162374 . . . DGG OR DL PACKAGE  
(TOP VIEW)



## description

The 'LVT162374 are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The 'LVT162374 can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK), the Q outputs of the flip-flop take on the logic levels set up at the D inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

$\overline{OE}$  does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

**SN54LVT162374, SN74LVT162374**  
**3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS262B – JULY 1993 – REVISED JULY 1994

**description (continued)**

The outputs, which are designed to source or sink up to 12 mA, include 22- $\Omega$  series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT162374 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT162374 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LVT162374 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE**  
(each flip-flop)


INPUTS			OUTPUT
$\overline{OE}$	CLK	D	Q
L	$\uparrow$	H	H
L	$\uparrow$	L	L
L	L	X	$Q_0$
H	X	X	Z

PRODUCT PREVIEW


**SN54LVT162374, SN74LVT162374**  
**3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS262B – JULY 1993 – REVISED JULY 1994

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ .....	30 mA
Current into any output in the high state, $I_{OH}$ (see Note 2) .....	30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .
  3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
- For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**PRODUCT PREVIEW**





**SN54LVT162374, SN74LVT162374**  
**3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS262B – JULY 1993 – REVISED JULY 1994

**recommended operating conditions (see Note 4)**

		SN54LVT162374		SN74LVT162374		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	2.7	3.6	2.7	3.6	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage		5.5		5.5	V
I <sub>OH</sub>	High-level output current		-12		-12	mA
I <sub>OL</sub>	Low-level output current		12		12	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused or floating control inputs must be held high or low.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54LVT162374		SN74LVT162374		UNIT
			MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 2.7 V, I <sub>I</sub> = -18 mA		-1.2		-1.2		V
V <sub>OH</sub>	V <sub>CC</sub> = 3 V, I <sub>OH</sub> = -12 mA		2		2		V
V <sub>OL</sub>	V <sub>CC</sub> = 3 V, I <sub>OL</sub> = 12 mA		0.8		0.8		V
I <sub>I</sub>	V <sub>CC</sub> = 0 or MAX <sup>†</sup> , V <sub>I</sub> = 5.5 V		10		10		μA
	V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = V <sub>CC</sub> or GND	Control pins		±1		
		V <sub>I</sub> = V <sub>CC</sub>	Data pins		1		
		V <sub>I</sub> = 0			-5		
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> = 0 to 4.5 V				±100		μA
I <sub>I</sub> (hold)	V <sub>CC</sub> = 3 V		75		75		μA
	V <sub>I</sub> = 0.8 V						
	V <sub>I</sub> = 2 V		-75		-75		
I <sub>OZH</sub>	V <sub>CC</sub> = 3.6 V, V <sub>O</sub> = 3 V		1		1		μA
I <sub>OZL</sub>	V <sub>CC</sub> = 3.6 V, V <sub>O</sub> = 0.5 V		-1		-1		μA
I <sub>CC</sub>	V <sub>CC</sub> = 3.6 V, I <sub>O</sub> = 0,		Outputs high		0.19		mA
	V <sub>I</sub> = V <sub>CC</sub> or GND		Outputs low		5		
			Outputs disabled		0.19		
ΔI <sub>CC</sub> <sup>‡</sup>	V <sub>CC</sub> = 3 V to 3.6 V, One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND		0.2		0.2		mA
C <sub>i</sub>	V <sub>I</sub> = 3 V or 0						pF
C <sub>o</sub>	V <sub>O</sub> = 3 V or 0						pF

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW



<b>General Information</b>	<b>1</b>
<b>ABT Octals</b>	<b>2</b>
<b>ABT Widebus™</b>	<b>3</b>
<b>ABTE/ETL Widebus™</b>	<b>4</b>
<b>ABT Widebus+™</b>	<b>5</b>
<b>ABT Memory Drivers</b>	<b>6</b>
<b>Futurebus+/BTL Transceivers</b>	<b>7</b>
<b>IEEE 1149.1 (JTAG) Boundary-Scan Logic</b>	<b>8</b>
<b>LVT Octals</b>	<b>9</b>
<b>LVT Widebus™</b>	<b>10</b>
<b>LVT Memory Drivers</b>	<b>11</b>
<b>GTL Widebus™</b>	<b>12</b>
<b>Application Notes and Articles</b>	<b>13</b>
<b>Characterization Information</b>	<b>14</b>
<b>Mechanical Data</b>	<b>15</b>

# Contents

		<b>Page</b>
'GTL16612	18-Bit GTL/LVT Universal Bus Transceivers .....	12-3
'GTL16616	17-Bit GTL/LVT Universal Bus Transceivers .....	12-9
'GTL16921	20-Bit Flip-Flops With GTL I/O Levels .....	12-17

# SN54GTL16612, SN74GTL16612 18-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS

SCBS480A – JUNE 1994 – REVISED AUGUST 1994

- Translates Between GTL Signal Levels and LVTTTL or 5-V TTL Signal Levels
- Members of the Texas Instruments *Widebus™* Family
- Supports Mixed-Mode Signal Operation on A Port
- **UBT™ (Universal Bus Transceiver)** Combines D-Type Latches and D-Type Flip-Flops With Qualified Storage Enable
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors on A Port
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages, and Ceramic Flat (WD) Package

## description

These 18-bit registered bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.


The B port operates at GTL levels while the A port and control pins are compatible with LVTTTL or 5-V TTL logic levels.

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock or latch-enable can be controlled by the clock-enable ( $\overline{CEAB}$  and  $\overline{CEBA}$ ) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if  $\overline{CEAB}$  is low and CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB if  $\overline{CEAB}$  is also low. Output-enable  $\overline{OEAB}$  is active-low. When  $\overline{OEAB}$  is low, the outputs are active. When  $\overline{OEAB}$  is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B but uses  $\overline{OEBA}$ , LEBA, CLKBA, and  $\overline{CEBA}$ .

To ensure the high-impedance state during power-up or power-down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54GTL16612 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74GTL16612 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

SN54GTL16612...WD PACKAGE  
SN74GTL16612...DGG OR DL PACKAGE  
(TOP VIEW)



Widebus and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

# SN54GTL16612, SN74GTL16612 18-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS

SCBS480A – JUNE 1994 – REVISED AUGUST 1994

FUNCTION TABLE


INPUTS					OUTPUT B	MODE
CEAB	OEAB	LEAB	CLKAB	A		
X	H	X	X	X	Z	Latched storage of A data
L	L	L	H	X	$B_0^\ddagger$	
L	L	L	L	X	$B_0^\S$	
X	L	H	X	L	L	Transparent
X	L	H	X	H	H	
L	L	L	↑	L	L	Clocked storage of A data
L	L	L	↑	H	H	
H	L	L	X	X	$B_0^\S$	Clock inhibit

† A-to-B data flow is shown: B-to-A data flow is similar but uses  $\overline{OEBA}$ ,  $\overline{LEBA}$ ,  $\overline{CLKBA}$ , and  $\overline{CEBA}$ .

‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.

§ Output level before the indicated steady-state input conditions were established.

## logic diagram (positive logic)



# SN54GTL16612, SN74GTL16612 18-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS

SCBS480A – JUNE 1994 – REVISED AUGUST 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ : 3.3 V .....	-0.5 V to 4.6 V
5 V .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1): A port .....	-0.5 V to 7 V
B port .....	-0.5 V to 4.6 V
Voltage range applied to any output in the high or power-off state, $V_O$ (see Note 1): A port .....	-0.5 V to 7 V
B port .....	-0.5 V to 4.6 V
Current into any A-port output in the low state, $I_O$ .....	128 mA
Current into any B-port output in the low state, $I_O$ .....	80 mA
Current into any A-port output in the high state, $I_O$ (see Note 2) .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .
  3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 4)

		SN54GTL16612			SN74GTL16612			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
$V_{CC}$	Supply voltage, 3.3 V	3.15	3.3	3.45	3.15	3.3	3.45	V	
	Supply voltage, 5 V	4.75	5	5.25	4.75	5	5.25		
$V_{REF}$	Supply voltage	0.8			0.8			V	
$V_I$	Input voltage	B port	$V_{CC}$ (3.3 V)			$V_{CC}$ (3.3 V)			V
		Except B port	5.5			5.5			
$V_{IH}$	High-level input voltage	B port	$V_{REF} + 50$ mV			$V_{REF} + 50$ mV			V
		Except B port	2			2			
$V_{IL}$	Low-level input voltage	B port	$V_{REF} - 50$ mV			$V_{REF} - 50$ mV			V
		Except B port	0.8			0.8			
$I_{IK}$	Input clamp current	-18			-18			mA	
$I_{OH}$	High-level output current	-32			-32			mA	
$I_{OL}$	Low-level output current	64			64			mA	
		40			40				
$T_A$	Operating free-air temperature	-55			85			°C	

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54GTL16612, SN74GTL16612 18-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS

SCBS480A – JUNE 1994 – REVISED AUGUST 1994

electrical characteristics over recommended operating free-air temperature range,  $V_{REF} = 0.8 V$   
(unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54GTL16612		SN74GTL16612		UNIT	
				MIN	TYP†	MAX	MIN		TYP†
$V_{IK}$		$V_{CC} (3.3 V) = 3.15 V$ , $V_{CC} (5 V) = 4.75 V$	$I_I = -18 mA$			-1.2		-1.2	V
$V_{OH}$	A port	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $V_{CC} (3.3 V) = 3.15 V$ , $V_{CC} (5 V) = 4.75 V$	$I_{OH} = -100 \mu A$	$V_{CC} - 0.2$		$V_{CC} - 0.2$			V
			$I_{OH} = -8 mA$	2.4		2.4			
			$I_{OH} = -32 mA$	2		2			
$V_{OL}$	A port	$V_{CC} (3.3 V) = 3.15 V$ , $V_{CC} (5 V) = 4.75 V$	$I_{OL} = 100 \mu A$			0.2		0.2	V
			$I_{OL} = 16 mA$			0.4		0.4	
			$I_{OL} = 32 mA$			0.5		0.5	
			$I_{OL} = 64 mA$			0.55		0.55	
	B port	$V_{CC} (3.3 V) = 3.15 V$ , $V_{CC} (5 V) = 4.75 V$	$I_{OL} = 40 mA$			0.4		0.4	
$I_I$	Control pins	$V_{CC} = 0 \text{ or } \text{MAX}^\ddagger$	$V_I = 5.5 V$			10		10	$\mu A$
	A port	$V_{CC} (3.3 V) = 3.45 V$ , $V_{CC} (5 V) = 5.25 V$	$V_I = 5.5 V$			20		20	
			$V_I = V_{CC}$			1		1	
			$V_I = 0$			-30		-30	
	B port	$V_{CC} (3.3 V) = 3.45 V$ , $V_{CC} (5 V) = 5.25 V$	$V_I = V_{CC} (3.3 V)$			5		5	
$V_I = 0$					-5		-5		
$I_{off}$	A port	$V_{CC} = 0$ ,	$V_I \text{ or } V_O = 0 \text{ to } 4.5 V$			100		100	$\mu A$
$I_I(\text{hold})$	A port	$V_{CC} (3.3 V) = 3.15 V$ , $V_{CC} (5 V) = 4.75 V$	$V_I = 0.8 V$		75		75		$\mu A$
			$V_I = 2 V$		-75		-75		
$I_{OZH}$	A port	$V_{CC} (3.3 V) = 3.45 V$ , $V_{CC} (5 V) = 5.25 V$	$V_O = 3 V$			1		1	$\mu A$
	B port		$V_O = 1.2 V$			10		10	
$I_{OZL}$	A port	$V_{CC} (3.3 V) = 3.45 V$ , $V_{CC} (5 V) = 5.25 V$	$V_O = 0.5 V$			-1		-1	$\mu A$
	B port		$V_O = 0.4 V$			-10		-10	
$I_{CC} (3.3 V)$	A or B port	$V_{CC} (3.3 V) = 3.45 V$ , $V_{CC} (5 V) = 5.25 V$ , $I_O = 0$ , $V_I = V_{CC} (3.3 V) \text{ or } \text{GND}$	Outputs high			1		1	mA
			Outputs low			5		5	
			Outputs disabled			1		1	
$I_{CC} (5 V)$	A or B port	$V_{CC} (3.3 V) = 3.45 V$ , $V_{CC} (5 V) = 5.25 V$ , $I_O = 0$ , $V_I = V_{CC} (5 V) \text{ or } \text{GND}$	Outputs high			120		120	mA
			Outputs low			120		120	
			Outputs disabled			120		120	
$\Delta I_{CC}^\S$		$V_{CC} (3.3 V) = 3.45 V$ , A or control inputs at $V_{CC} (3.3 V) \text{ or } \text{GND}$ , One input at 2.7 V		$V_{CC} (5 V) = 5.25 V$		1		1	mA
$C_i$	Control pins	$V_I = 3.15 V \text{ or } 0$				3.5		3.5	pF
$C_{io}$	A port	$V_O = 3.15 V \text{ or } 0$				12		12	pF
	B port	Per IEEE 1194.0-1991				5		5	

† All typical values are at  $V_{CC} (3.3 V) = 3.3 V$ ,  $V_{CC} (5 V) = 5 V$ ,  $T_A = 25^\circ C$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54GTL16612, SN74GTL16612 18-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS

SCBS480A - JUNE 1994 - REVISED AUGUST 1994

**timing requirements over recommended ranges of supply voltage and operating free-air temperature,  $V_{REF} = 0.8\text{ V}$  (unless otherwise noted)**

		SN54GTL16612		SN74GTL16612		UNIT
		MIN	MAX	MIN	MAX	
$f_{clock}$	Clock frequency	0	95	0	95	MHz
$t_w$	Pulse duration	LE high	3.3	3.3		ns
		CLK high or low	5.6	5.6		
$t_{su}$	Setup time	Data before CLK $\uparrow$	2.5	2.5		ns
		Data before LE $\downarrow$	0.9	0.9		
		$\overline{CE}$ before CLK $\uparrow$	2.1	2.1		
$t_h$	Hold time	Data after CLK $\uparrow$	2.7	2.7		ns
		Data after LE $\downarrow$	3.4	3.4		
		$\overline{CE}$ after CLK $\uparrow$	1.5	1.5		

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $V_{REF} = 0.8\text{ V}$  (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54GTL16612			SN74GTL16612			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
$f_{max}$			95			95			MHz
$t_{PLH}$	A	B	1	2.6	3.8	1	2.6	3.8	ns
$t_{PHL}$			1	2.2	4	1	2.2	4	
$t_{PLH}$	LEAB	B	1.8	3.6	5.4	1.8	3.6	5.4	ns
$t_{PHL}$			1.5	3.3	5.5	1.5	3.3	5.5	
$t_{PLH}$	CLKAB	B	1.8	3.7	5.3	1.8	3.7	5.3	ns
$t_{PHL}$			1.5	3.3	5.5	1.5	3.3	5.5	
$t_{PLH}$	$\overline{OEAB}$	B	1.6	3.3	4.7	1.6	3.3	4.7	ns
$t_{PHL}$			1.3	3.2	5.5	1.3	3.2	5.5	
$t_r$	Transition time, B outputs (0.5 V to 1 V)		1.3			1.3			ns
$t_f$	Transition time, B outputs (1 V to 0.5 V)		0.5			0.5			ns
$t_{PLH}$	B	A	2	4.8	6.9	2	4.8	6.9	ns
$t_{PHL}$			1.4	3.6	5.1	1.4	3.6	5.1	
$t_{PLH}$	LEBA	A	2.1	4.3	6.1	2.1	4.3	6.1	ns
$t_{PHL}$			1.9	3.6	5.1	1.9	3.6	5.1	
$t_{PLH}$	CLKBA	A	2.3	4.5	6.4	2.3	4.5	6.4	ns
$t_{PHL}$			2.2	4	5.6	2.2	4	5.6	
$t_{en}$	$\overline{OEBA}$	A	1.9	4.7	7.2	1.9	4.7	7.2	ns
$t_{dis}$			2.5	4.6	6.9	2.5	4.6	6.9	

† All typical values are at  $V_{CC} (3.3\text{ V}) = 3.3\text{ V}$ ,  $V_{CC} (5\text{ V}) = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



# SN54GTL16612, SN74GTL16612 18-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS


SCBS480A - JUNE 1994 - REVISED AUGUST 1994

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR A OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




LOAD CIRCUIT FOR B OUTPUTS




VOLTAGE WAVEFORMS  
PULSE DURATION  
( $V_m = 1.5$  V for A port and 0.8 V for B port)




VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES  
( $V_m = 1.5$  V for A port and 0.8 V for B port)



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
(A port to B port)



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
(A port)



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
(B port to A port)

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

# SN54GTL16616, SN74GTL16616 17-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS WITH BUFFERED CLOCK OUTPUTS

SCBS481A – JUNE 1994 – REVISED AUGUST 1994

- Translates Between GTL Signal Levels and LVTTTL or 5-V TTL Signal Levels
- Members of the Texas Instruments *Widebus™* Family
- Supports Mixed-Mode Signal Operation on A Port
- *UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops With Qualified Storage Enable
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors on A Port
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages, and Ceramic Flat (WD) Package

## description

These 17-bit registered bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes. It provides for a copy of CLKAB at GTL logic levels (CLKOUT). It also provides a conversion of the GTL clock to a TTL environment (CLKIN).

The B port operates at GTL levels while the A port and control pins are compatible with LVCMOS, LVTTTL, or 5-V TTL logic levels.


Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock or latch-enable can be controlled by the clock-enable ( $\overline{CEAB}$  and  $\overline{CEBA}$ ) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if  $\overline{CEAB}$  is low and CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB if  $\overline{CEAB}$  is also low. Output-enable  $\overline{OEAB}$  is active-low. When  $\overline{OEAB}$  is low, the outputs are active. When  $\overline{OEAB}$  is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B but uses  $\overline{OEBA}$ , LEBA, CLKBA, and  $\overline{CEBA}$ .

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74GTL16616 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54GTL16616 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74GTL16616 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

SN54GTL16616 . . . WD PACKAGE  
SN74GTL16616 . . . DGG OR DL PACKAGE  
(TOP VIEW)



Widebus and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

**SN54GTL16616, SN74GTL16616**  
**17-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS**  
**WITH BUFFERED CLOCK OUTPUTS**

SCBS481A – JUNE 1994 – REVISED AUGUST 1994

**FUNCTION TABLE†**

INPUTS					OUTPUT B	MODE
CEAB	OEAB	LEAB	CLKAB	A		
X	H	X	X	X	Z	Latched storage of A data
L	L	L	H or L	X	B <sub>0</sub> ‡	
L	L	L	H or L	X	B <sub>0</sub> §	
X	L	H	X	L	L	Transparent
X	L	H	X	H	H	
L	L	L	↑	L	L	Clocked storage of A data
L	L	L	↑	H	H	
H	L	L	X	X	B <sub>0</sub> §	Clock inhibit

† A-to-B data flow is shown; B-to-A data flow is similar but uses OEBA, LEBA, CLKBA, and CEBA.

‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low.

§ Output level before the indicated steady-state input conditions were established.





# SN54GTL16616, SN74GTL16616 17-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS WITH BUFFERED CLOCK OUTPUTS

SCBS481A – JUNE 1994 – REVISED AUGUST 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ : 3.3 V .....	-0.5 V to 4.6 V
5 V .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1): A port .....	-0.5 V to 7 V
B port .....	-0.5 V to 4.6 V
Voltage range applied to any output in the high or power-off state, $V_O$ (see Note 1): A port .....	-0.5 V to 7 V
B port .....	-0.5 V to 4.6 V
Current into any A-port output in the low state, $I_O$ .....	128 mA
Current into any B-port output in the low state, $I_O$ .....	80 mA
Current into any A-port output in the high state, $I_O$ (see Note 2) .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This current will flow only when the output is in the high state and  $V_O > V_{CC}$ .  
 3. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils.  
 For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 4)

		SN54GTL16616			SN74GTL16616			UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX			
$V_{CC}$	Supply voltage, 3.3 V	3.15	3.3	3.45	3.15	3.3	3.45	V		
	Supply voltage, 5 V	4.75	5	5.25	4.75	5	5.25			
$V_{REF}$	Supply voltage	0.8			0.8			V		
$V_I$	Input voltage	B port	$V_{CC}$ (3.3 V)			$V_{CC}$ (3.3 V)			V	
		Except B port	5.5			5.5				
$V_{IH}$	High-level input voltage	B port	$V_{REF} + 50$ mV			$V_{REF} + 50$ mV			V	
		Except B port	2			2				
$V_{IL}$	Low-level input voltage	B port	$V_{REF} - 50$ mV			$V_{REF} - 50$ mV			V	
		Except B port	0.8			0.8				
$I_{IK}$	Input clamp current	-18			-18			mA		
$I_{OH}$	High-level output current	A port			-32			mA		
$I_{OL}$	Low-level output current	A port			64			mA		
		B port			40					
$T_A$	Operating free-air temperature	-55			125			$-40$	$85$	$^\circ\text{C}$

NOTE 4: Unused or floating control inputs must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54GTL16616, SN74GTL16616**  
**17-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS**  
**WITH BUFFERED CLOCK OUTPUTS**

SCBS481A - JUNE 1994 - REVISED AUGUST 1994

**electrical characteristics over recommended operating free-air temperature range,  $V_{REF} = 0.8$  V (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		SN54GTL16616			SN74GTL16616			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
$V_{IK}$		$V_{CC} (3.3 \text{ V}) = 3.15 \text{ V}$ , $V_{CC} (5 \text{ V}) = 4.75 \text{ V}$		$I_I = -18 \text{ mA}$		-1.2			V	
$V_{OH}$	A port	$V_{CC} = \text{MIN to MAX}^\ddagger$		$I_{OH} = -100 \mu\text{A}$		$V_{CC} - 0.2$			V	
		$V_{CC} (3.3 \text{ V}) = 3.15 \text{ V}$ , $V_{CC} (5 \text{ V}) = 4.75 \text{ V}$		$I_{OH} = -8 \text{ mA}$		2.4				
				$I_{OH} = -32 \text{ mA}$		2				
$V_{OL}$	A port	$V_{CC} (3.3 \text{ V}) = 3.15 \text{ V}$ , $V_{CC} (5 \text{ V}) = 4.75 \text{ V}$		$I_{OL} = 100 \mu\text{A}$		0.2			V	
				$I_{OL} = 16 \text{ mA}$		0.4				
				$I_{OL} = 32 \text{ mA}$		0.5				
				$I_{OL} = 64 \text{ mA}$		0.55				
	B port	$V_{CC} (3.3 \text{ V}) = 3.15 \text{ V}$ , $V_{CC} (5 \text{ V}) = 4.75 \text{ V}$		$I_{OL} = 40 \text{ mA}$		0.4				
$I_I$	Control pins	$V_{CC} = 0 \text{ or MAX}^\ddagger$		$V_I = 5.5 \text{ V}$		10			$\mu\text{A}$	
	A port	$V_{CC} (3.3 \text{ V}) = 3.45 \text{ V}$ , $V_{CC} (5 \text{ V}) = 5.25 \text{ V}$		$V_I = 5.5 \text{ V}$		20				
				$V_I = V_{CC}$		1				
				$V_I = 0$		-30				
	B port	$V_{CC} (3.3 \text{ V}) = 3.45 \text{ V}$ , $V_{CC} (5 \text{ V}) = 5.25 \text{ V}$		$V_I = V_{CC} (3.3 \text{ V})$		5				
				$V_I = 0$		-5				
$I_{off}$	A port	$V_{CC} = 0$		$V_I \text{ or } V_O = 0 \text{ to } 4.5 \text{ V}$		100				
$I_I(\text{hold})$	A port	$V_{CC} (3.3 \text{ V}) = 3.15 \text{ V}$ , $V_{CC} (5 \text{ V}) = 4.75 \text{ V}$		$V_I = 0.8 \text{ V}$		75			$\mu\text{A}$	
				$V_I = 2 \text{ V}$		-75				
$I_{OZH}$	A port	$V_{CC} (3.3 \text{ V}) = 3.45 \text{ V}$ , $V_{CC} (5 \text{ V}) = 5.25 \text{ V}$		$V_O = 3 \text{ V}$		1			$\mu\text{A}$	
	B port			$V_O = 1.2 \text{ V}$		10				
$I_{OZL}$	A port	$V_{CC} (3.3 \text{ V}) = 3.45 \text{ V}$ , $V_{CC} (5 \text{ V}) = 5.25 \text{ V}$		$V_O = 0.5 \text{ V}$		-1			$\mu\text{A}$	
	B port			$V_O = 0.4 \text{ V}$		-10				
$I_{CC} (3.3 \text{ V})$	A or B port	$V_{CC} (3.3 \text{ V}) = 3.45 \text{ V}$ , $V_{CC} (5 \text{ V}) = 5.25 \text{ V}$ , $I_O = 0$ , $V_I = V_{CC} (3.3 \text{ V}) \text{ or GND}$		Outputs high		1			mA	
				Outputs low		5				
				Outputs disabled		1				
$I_{CC} (5 \text{ V})$	A or B port	$V_{CC} (3.3 \text{ V}) = 3.45 \text{ V}$ , $V_{CC} (5 \text{ V}) = 5.25 \text{ V}$ , $I_O = 0$ , $V_I = V_{CC} (5 \text{ V}) \text{ or GND}$		Outputs high		120			mA	
				Outputs low		120				
				Outputs disabled		120				
$\Delta I_{CC}^\S$		$V_{CC} (3.3 \text{ V}) = 3.45 \text{ V}$ , A or control inputs at $V_{CC} (3.3 \text{ V})$ or GND, One input at 2.7 V		$V_{CC} (5 \text{ V}) = 5.25 \text{ V}$		1				
$C_i$	Control pins	$V_I = 3.15 \text{ V or } 0$		3.5			3.5			pF
$C_{io}$	A port	$V_O = 3.15 \text{ V or } 0$		12			12			pF
	B port	Per IEEE 1194.0-1991		5			5			

† All typical values are at  $V_{CC} (3.3 \text{ V}) = 3.3 \text{ V}$ ,  $V_{CC} (5 \text{ V}) = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54GTL16616, SN74GTL16616**  
**17-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS**  
**WITH BUFFERED CLOCK OUTPUTS**

SCBS481A - JUNE 1994 - REVISED AUGUST 1994

timing requirements over recommended ranges of supply voltage and operating free-air temperature,  $V_{REF} = 0.8\text{ V}$  (unless otherwise noted)

		SN54GTL16616		SN74GTL16616		UNIT
		MIN	MAX	MIN	MAX	
$f_{clock}$	Clock frequency	0	95	0	95	MHz
$t_w$	Pulse duration	LEAB or LEBA high		3.3		ns
		CLKAB or CLKBA high or low		5.5		
$t_{su}$	Setup time	A before CLKAB $\uparrow$		1.1		ns
		B before CLKBA $\uparrow$		2.6		
		A before LEAB $\downarrow$		0		
		B before LEBA $\downarrow$		1		
		$\overline{CEAB}$ before CLKAB $\uparrow$		1.8		
		$\overline{CEBA}$ before CLKBA $\uparrow$		2.1		
$t_h$	Hold time	A after CLKAB $\uparrow$		1.6		ns
		B after CLKBA $\uparrow$		0.2		
		A after LEAB $\downarrow$		4.3		
		B after LEBA $\downarrow$		2.8		
		$\overline{CEAB}$ after CLKAB $\uparrow$		0.8		
		$\overline{CEBA}$ after CLKBA $\uparrow$		0.7		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54GTL16616, SN74GTL16616**  
**17-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS**  
**WITH BUFFERED CLOCK OUTPUTS**

SCBS481A – JUNE 1994 – REVISED AUGUST 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $V_{REF} = 0.8\text{ V}$  (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54GTL16616			SN74GTL16616			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
$f_{max}$			95			95			MHz
$t_{PLH}$	A	B	1	2.5	3.8	1	2.5	3.8	ns
$t_{PHL}$			1	2	3.8	1	2	3.8	
$t_{PLH}$	LEAB	B	1.5	3.4	5.1	1.5	3.4	5.1	ns
$t_{PHL}$			1.4	3.2	5.1	1.4	3.2	5.1	
$t_{PLH}$	CLKAB	B	1.5	3.6	5	1.5	3.6	5	ns
$t_{PHL}$			1.4	4.1	5	1.4	4.1	5	
$t_{PLH}$	CLKAB	CLKOUT	3.4	6	7.7	3.4	6	7.7	ns
$t_{PHL}$			4.3	7.4	10.4	4.3	7.4	10.4	
$t_{PLH}$	$\overline{OEAB}$	B	1.3	3.2	5	1.3	3.2	5	ns
$t_{PHL}$			1.1	3.1	5	1.1	3.1	5	
$t_r$	Transition time, B outputs (0.5 V to 1 V)		1.2			1.2			ns
$t_f$	Transition time, B outputs (1 V to 0.5 V)		0.7			0.7			ns
$t_{PLH}$	B	A	2.1	4.4	6.5	2.1	4.4	6.5	ns
$t_{PHL}$			1.3	3.3	4.8	1.3	3.3	4.8	
$t_{PLH}$	LEBA	A	1.7	3.9	6	1.7	3.9	6	ns
$t_{PHL}$			1.3	3.3	4.6	1.3	3.3	4.6	
$t_{PLH}$	CLKBA	A	1.7	4.1	6.3	1.7	4.1	6.3	ns
$t_{PHL}$			1.4	3.6	5.3	1.4	3.6	5.3	
$t_{PLH}$	CLKOUT	CLKIN	6.5	10.5	14.3	6.5	10.5	14.3	ns
$t_{PHL}$			5.1	8.8	11.8	5.1	8.8	11.8	
$t_{en}$	$\overline{OEBA}$	A	1.8	4.7	6.9	1.8	4.7	6.9	ns
$t_{dis}$			2	4.7	6.7	2	4.7	6.7	

† All typical values are at  $V_{CC} (3.3\text{ V}) = 3.3\text{ V}$ ,  $V_{CC} (5\text{ V}) = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



**SN54GTL16616, SN74GTL16616**  
**17-BIT GTL/LVT UNIVERSAL BUS TRANSCEIVERS**  
**WITH BUFFERED CLOCK OUTPUTS**

SCBS481A - JUNE 1994 - REVISED AUGUST 1994

**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.


**Figure 1. Load Circuits and Voltage Waveforms**

# SN54GTL16921, SN74GTL16921 20-BIT FLIP-FLOPS WITH GTL I/O LEVELS

SCBS313B - JULY 1993 - REVISED AUGUST 1994

- **EPIC-II<sup>TM</sup>** (Enhanced-Performance Implanted CMOS) Submicron Process
- Members of the Texas Instruments **Widebus<sup>TM</sup>** Family
- Provides GTL Signals Levels on Both Inputs and Outputs
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages, and Ceramic Flat (WD) Package

SN54GTL16921 . . . WD PACKAGE  
SN74GTL16921 . . . DGG OR DL PACKAGE  
(TOP VIEW)



## description

The 'GTL16921 has 20 single-bit flip-flops which are designed to provide terminated GTL logic levels.

These devices can be used as one 20-bit flip-flop. The 20 flip-flops are edge-triggered D-type flip-flops. The 'GTL16921 provides true data at the Q outputs on the positive transition of the clock (CLK) input.

The output-enable ( $\overline{OE}$ ) input can be used to place the outputs in a high state. The output-enable input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54GTL16921 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74GTL16921 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

FUNCTION TABLE  
(each flip-flop)

INPUTS			OUTPUT
$\overline{OE}$	CLK	D	Q
L	$\uparrow$	H	H
L	$\uparrow$	L	L
L	L	X	$Q_0$
H	X	X	Z

EPIC-II and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1994, Texas Instruments Incorporated

PRODUCT PREVIEW

**SN54GTL16921, SN74GTL16921**  
**20-BIT FLIP-FLOPS**  
**WITH GTL I/O LEVELS**

SCBS313B - JULY 1993 - REVISED AUGUST 1994

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 4.6 V
Current into any output in the low state, $I_O$ .....	80 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > 0$ ) .....	$\pm 50$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 100$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**PRODUCT PREVIEW**



**SN54GTL16921, SN74GTL16921**  
**20-BIT FLIP-FLOPS**  
**WITH GTL I/O LEVELS**

SCBS313B – JULY 1993 – REVISED AUGUST 1994

**recommended operating conditions**

		SN54GTL16921			SN74GTL16921			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	3		3.6	3		3.6	V
V <sub>REF</sub>	Supply voltage	2/3 V <sub>CC</sub> – 2%	0.8	2/3 V <sub>CC</sub> + 2%	2/3 V <sub>CC</sub> – 2%	0.8	2/3 V <sub>CC</sub> + 2%	V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	0		V <sub>CC</sub>	V
V <sub>OH</sub>	High-level output voltage			3.6			3.6	V
V <sub>IH</sub>	High-level input voltage	V <sub>REF</sub> + 50 mV			V <sub>REF</sub> + 50 mV			V
V <sub>IL</sub>	Low-level input voltage			V <sub>REF</sub> – 50 mV			V <sub>REF</sub> – 50 mV	V
I <sub>IK</sub>	Input clamp current			–18			–18	mA
I <sub>OL</sub>	Low-level output current			40			40	mA
T <sub>A</sub>	Operating free-air temperature	–55		125	0		70	°C

**electrical characteristics over recommended operating free-air temperature range, V<sub>REF</sub> = 0.8 V (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	SN54GTL16921			SN74GTL16921			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 3 V, I <sub>I</sub> = –18 mA			–1.2			–1.2	V
V <sub>OL</sub>	V <sub>CC</sub> = 3 V, I <sub>OL</sub> = 40 mA			0.4			0.4	V
I <sub>I</sub>	V <sub>CC</sub> = 3 V	V <sub>I</sub> = V <sub>CC</sub>		5	5		μA	
		V <sub>I</sub> = 0		–5	–5			
I <sub>OH</sub>	V <sub>CC</sub> = 3 V, V <sub>OH</sub> = 3.6 V						μA	
I <sub>CC</sub>	Outputs high	V <sub>CC</sub> = 3 V, I <sub>O</sub> = 0,					mA	
	Outputs low	V <sub>I</sub> = V <sub>CC</sub> or GND						
C <sub>i</sub>	Per IEEE1194.0-1991			4		4	pF	
C <sub>o</sub>	Per IEEE1194.0-1991			6		6	pF	

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

**PRODUCT PREVIEW**





<b>General Information</b>	<b>1</b>
<b>ABT Octals</b>	<b>2</b>
<b>ABT Widebus™</b>	<b>3</b>
<b>ABTE/ETL Widebus™</b>	<b>4</b>
<b>ABT Widebus+™</b>	<b>5</b>
<b>ABT Memory Drivers</b>	<b>6</b>
<b>Futurebus+/BTL Transceivers</b>	<b>7</b>
<b>IEEE 1149.1 (JTAG) Boundary-Scan Logic</b>	<b>8</b>
<b>LVT Octals</b>	<b>9</b>
<b>LVT Widebus™</b>	<b>10</b>
<b>LVT Memory Drivers</b>	<b>11</b>
<b>GTL Widebus™</b>	<b>12</b>
<b>Application Notes and Articles</b>	<b>13</b>
<b>Characterization Information</b>	<b>14</b>
<b>Mechanical Data</b>	<b>15</b>

# Contents

	Page
ABT Enables Optimal System Design .....	13-3
Implications of Slow or Floating CMOS Inputs .....	13-21
Next-Generation Futurebus+/BTL Transceivers Allow Single-Sided SMT Manufacturing .....	13-39
The Bypass Capacitor in High-Speed Environments .....	13-51
Family of Curves Demonstrating Output Skews for Advanced BiCMOS Devices .....	13-63
Mixing It Up With 3.3 Volts .....	13-77
Low-Cost, Low-Power Level Shifting in Mixed-Voltage Systems .....	13-87
Package Thermal Considerations .....	13-97
Recent Advancements in Bus-Interface Packaging and Processing .....	13-109

# ***ABT Enables Optimal System Design***





### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1994, Texas Instruments Incorporated

## Contents

	<i>Title</i>	<i>Page</i>
<b>Introduction</b> .....		<b>13-7</b>
<b>Trends Important for Today's System Designer</b> .....		<b>13-7</b>
<b>Advanced Bus-Interface Logic (ABIL) as the System Bus Interface</b> .....		<b>13-7</b>
<b>Enablers to Continuous New-Product Development</b> .....		<b>13-9</b>
<b>What Is Advanced BiCMOS Technology (ABT)?</b> .....		<b>13-9</b>
<b>Fine-Pitch Packaging Shrinks ABT Device Size</b> .....		<b>13-13</b>
<b>ABT Products Provide End-Equipment-Specific Solutions</b> .....		<b>13-15</b>
<b>Summary</b> .....		<b>13-19</b>

## List of Illustrations

<i>Figure</i>	<i>Title</i>	<i>Page</i>
1	ABT Assumes Optimal Position .....	13-8
2	ABT Input/Output Circuit Structure .....	13-10
3	ABT Process Provides Consistency .....	13-11
4	Bus-Hold Circuit and Benefits .....	13-13
5	Fine-Pitch Package Options for ABT .....	13-14
6	ABT Products and Features .....	13-17
7	UBT™ Portfolio .....	13-18
8	LVT Provides Optimized 3.3-V I/O .....	13-19
9	Bus-Interface Evolution .....	13-20



## Introduction

As operating frequencies of microprocessors increase, the time allotted for memory access, arithmetic computation, or similar operations decreases. With this in mind, a new series of advanced bus-interface logic (ABIL) products developed with Texas Instruments submicron advanced BiCMOS technology (ABT) process assume a prominent role as the key high-performance logic needed in today's workstation, personal and portable computer, and telecom systems. The goal of this family of products is to provide system designers a bus-interface solution combining high-drive capability, low power consumption, signal integrity, and propagation delays small enough to appear transparent with respect to overall system performance. Fine-pitch package options simplify layout, reduce required board space, and decrease overall system costs. Novel circuit-design techniques add value over competitive solutions.

## Trends Important for Today's System Designer

Modern system designers face many complex challenges in meeting their design goals. The trends toward (need for) faster cycle times, lower power consumption, smaller footprints, greater reliability, and lower total system cost combine to put ever-increasing pressure on today's system designer.

The need for faster cycle time has traditionally been addressed by the microprocessor manufacturer. Clock and microprocessor frequencies have increased steadily with each succeeding product generation. The most advanced RISC processors in development are touting frequencies about 200 MHz. For production systems, it is not unusual for processors to run on the order of 50 MHz and above. Increasing clock and microprocessor frequencies are now beginning to put pressure on surrounding memory and logic to make greater contributions in reducing overall system cycle times and improving overall system performance.

Higher performance systems require the designer to focus on total system power requirements. Faster systems traditionally require more power, which often means more costly solutions. Power costs money to supply, and heat buildup due to this power costs money to remove. Also, excess power consumption adversely affects reliability due to the increase in the junction temperature of the silicon components. Lower power devices reduce requirements for larger power supplies and high-cost cooling techniques, and could lead to smaller system packaging.


Occurring in parallel with demands for increased system performance and reduced system power consumption is demand to house systems in smaller cases, boxes, chassis, and cabinets. This miniaturization requires that each system component be optimally laid out in silicon, packaged, and mounted on the printed-circuit board (PCB).

Speed, power, size, cost, and reliability are all parameters by which system and end-equipment success are measured. Semiconductor manufacturers must be sensitive to these parameters and be able to provide well-defined and well-designed products to meet these needs.

## Advanced Bus-Interface Logic (ABIL) as the System Bus Interface

Semiconductor vendors are required by system design houses to provide new products that are faster, consume less power, exist in smaller packages, and present a lower relative cost than their predecessors. Since the early 1970s, many different logic-product technologies have attempted to meet these demands.

Early logic-product technologies often forced the system designer to make tradeoffs. As shown in Figure 1, speed and power were the most typical design goals traded off. Solutions such as Schottky or HCMOS, respectively, offered high speed at the expense of low power or low power at the expense of high speed. In a typical system application, this logic technology is used between only a few system blocks, such as a simple 8-MHz processor, a slow 256K DRAM, and a local TTL bus. Their functional role was little more than small-scale integration (SSI) or medium-scale integration (MSI). Despite these shortcomings, early logic technologies thrived because they were cheap and readily available.



**Figure 1. ABT Assumes Optimal Position**

Cycle-time requirements for interface logic vary as a function of microprocessor and clock speed. In an 8-MHz system, the total system cycle available for completion of all operations is 250 ns. This can be roughly budgeted into 160 ns for the memory access, 45 ns for processor setup, and 45 ns for the interface logic (including signal propagation across PCB traces). With 45 ns available for interface, a forgiving, low-performance technology such as low-power Schottky or HCMOS can be utilized.

The situation changes dramatically when system speeds increase to 45 or 50 MHz. At 45 MHz, only 44 ns of total cycle time is available to complete all operations. Now, more expensive memories are needed with access times down in the 20-ns range. Microprocessor setups can only be 8 ns. This leaves only 16 ns for interface and signal-trace propagation delay. The interface cycle time is a much higher percentage of the total system cycle time at 45 MHz than at 8 MHz.

As cycle-time requirements shrink, each nanosecond becomes critical in meeting the total system budget. The system designer has the option of using higher-performance memories, processors, or interface logic in squeezing additional nanoseconds out of the system delay. There is great demand for using interfacing logic to meet these budget needs because it is typically much less expensive for the designer to use than higher-performance memories or processors.

In light of decreasing total system cycle-time requirements, early logic technologies gave way to faster technologies. Significant gains made since the Schottky and HCMOS days result in products that no longer force the system designer into a tradeoff box. New-product development in the area of complex memories, processors, and ASICs has led the way for an equal, if not greater, acceleration in new-product development for advanced digital-logic products.

This development has propelled logic up from the ranks of *glue* status, used to fill in design gaps around the other major system blocks, to its new position as the system bus interface. ABIL products are now responsible for controlling the signals between the backplane buses and the other major system design blocks. They have become a major system design block in their own right, exerting significant influence over the performance of the final design.

In a modern-day system, ABIL products are likely to connect many major system design blocks, including application-specific parallel processors, 4M DRAMs, fast-cache SRAMs, and complex ASIC gate arrays/standard cells. The task of this new breed of advanced logic is to effectively transceive the address, data, and control signals of these integrated circuit elements to and from heavily loaded TTL/CMOS/BTL system backplanes.

A wide variety of industry-standard and proprietary backplane specs add to the difficulty of the task. At the low end of the scale, exhibiting data-transfer rates in the range of 10 to 20 Mbytes/s, are the PC-, AT-, and EISA-type buses. For midrange server and graphics-workstation applications, the 50- to 100-Mbytes/s data-transfer-rate range of Multibus II and microchannel-type buses is typical. High-end server and mainframe computer applications require the  $\geq 100$ -Mbytes/s data-transfer rates of Futurebus+ -type buses. Transceivers connecting to each of these backplanes need to provide very high-drive current capability to effectively and reliably migrate signals across. ABIL products from Texas Instruments uniquely address this need.

### **Enablers to Continuous New-Product Development**

Reduction in minimum process dimension, enhanced value-added circuit design techniques, utilization of fine-pitch packaging, and incorporation of lower-power supply voltages are the most important enablers to continuous new development for logic products.

The minimum process dimension represents the width of the transistor-gate region and gives an indication of the switching speed of the transistor. In general, the smaller the minimum process dimension, the faster the transistors switch. An added advantage of reducing the minimum process dimension is the gain in gate density that can be achieved. A gain in gate density results in increased device functionality without a corresponding increase in silicon die area. Currently, state-of-the-art high-volume-production logic processes consider a  $0.8\text{-}\mu$  minimum process dimension. However, work is ongoing to prototype more advanced processes characterized by  $0.6\text{-}$ ,  $0.5\text{-}$ , and  $0.35\text{-}\mu$  minimum process dimensions.

Enhanced value-added circuit-design techniques greatly increase the functionality of a logic device as well as improve its performance. These techniques often eliminate the need for the designer to utilize discrete components such as resistors, capacitors, and diodes because these are built into the silicon device itself. Additionally, optimizations in I/O or core circuitry can positively affect speed and power performance.

An aggressive drive exists to convert classic through-hole package approaches to totally above-board surface-mount approaches. Occurring in parallel is a drive to upgrade existing surface-mount packages with finer pin-to-pin pitches so as to minimize total package area. However, with smaller packages comes increased reliance on thermal-management techniques. The increased difficulty in removing heat from the smaller packages can preclude the use of inexpensive plastic packages. The necessity to use ceramic or other alternatives would act to drive up design costs.

Finally, system designers are beginning to drive the semiconductor industry to move below 5 V as the baseline for power supplies. The migration to lower voltages, such as 3.3 V, enhances the reliability of advanced process technologies exhibiting minimum process dimensions of  $0.6\ \mu$  or lower. The need for low-voltage memory and processor product interface, lower device-generated noise levels, lower power consumption, and increased battery life for unregulated portable systems accelerate the demand for 3.3-V logic. New 3.3-V logic opportunities will emerge as system designers continue to rely on advanced process technologies.


### **What Is Advanced BiCMOS Technology (ABT)?**

Advanced BiCMOS technology (ABT) is available today in products from Texas Instruments to aid designers doing high-performance bus management. It is currently available in many different product options, including 8-bit octal, 16-, 18-, and 20-bit Widebus™, and 32- and 36-bit Widebus+™ versions.

At Texas Instruments, ABT evolved from an earlier  $1.5\text{-}\mu$  BiCMOS process. It was designed to provide speeds equivalent to existing advanced bipolar solutions but with 90% less device power. This standard BiCMOS process introduced high-performance, lower-power, bus-interface products to the marketplace two years ahead of the nearest competitor. Since its bus-interface introduction in 1987, Texas Instruments has utilized BiCMOS and advanced BiCMOS in products such as mixed-signal integrated circuits, high-performance gate arrays, high-speed cache tags, and application-specific processors such as the SuperSPARC™.

ABT employs a submicron 0.8- $\mu$  minimum process dimension. It combines elements of both bipolar and CMOS circuit/process technologies onto a single silicon chip. ABT offers the system designer the best combination of high speed, high drive, and low power consumption in the industry. As shown in Figure 1, ABT provides a performance point closer to the origin of the speed/power graph than any other logic technology available. Specifically, ABT is based on a CMOS core-circuit structure with an NPN bipolar output transistor module added. This means adding about four additional masks to the CMOS process. The current single NPN transistor output structure of ABT has been optimized for 5-V operation.

Simplified input and output stages of an ABT transceiver are shown in Figure 2. The inputs are designed to offer TTL-compatible levels with guaranteed switching between a  $V_{IH}$  minimum of 2 V and a  $V_{IL}$  maximum of 0.8 V. These inputs are implemented with CMOS circuitry; therefore, they offer characteristic high impedance for low leakage and low capacitance for minimal bus loading. The CMOS supply voltage of the input stage is dropped by diode D1 and transistor Q1, centering the threshold around 1.5 V. When inputs are in the low state,  $Q_r$  raises the voltage of source  $Q_p$  up to the rail, ensuring proper operation of the feedback stage. This stage provides about 100 mV of input hysteresis, increasing noise margins and reducing oscillations.



**Figure 2. ABT Input/Output Circuit Structure**

ABT outputs utilize bipolar circuitry to provide the high speed and drive necessary for a bus interface. A major advantage of using bipolar circuitry in the output stage is the reduced voltage swing, which lowers ground noise, improves signal integrity, and reduces dynamic power consumption. In Figure 2, M1 acts as a current switch that drives the outputs low when conducting current from R1 through to the base of Q4. The base of Q2 is pulled low, turning off the upper output. For a low-to-high output transition, M1 turns off and current through R1 charges the base of Q2. As Q2 goes high, the Darlington pair, Q2 and Q3, turns on. With its supply of base current now cut off, Q4 turns off and the output transition switches low to high. R2 limits output current in the high state and D1 is a blocking diode preventing current flow in power-down applications.

By virtue of its small minimum process geometry, tight metal pitch, and shallow junctions, ABT can provide for strong output drive currents (sink currents specified at 64 mA and source currents specified at 32 mA) and low parasitic capacitances. As a result of these enhancements, internal propagation delays are very fast and very well behaved. Figure 3 shows that typical propagation delays are on the order of 2–3 ns across the operating temperature range. This excellent consistency allows ABT to be specified over the industrial temperature range of  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ . Figure 3 also shows that ABT performance is very well behaved across capacitive load and multiple output switching conditions.






Figure 3. ABT Process Provides Consistency



Maximum propagation delays for ABT are as low as 4–5 ns, depending on the device type and propagation path. Table 1 compares the data sheet maximums of several ABT 16-bit Widebus™ transceiver devices with competing FCTB/C CMOS and 74F/ALS bipolar solutions. It is clear from both Figure 3 and Table 1 that ABT is the system designer's best choice for bus-interface applications that require consistent speed performance for many different conditions.


**Table 1. ABT Is the Speed Benchmark**

REGISTERED TRANSCEIVER WITH CLKEN	ABT16952 (ns)	29FCT52C (ns)	F2952 (ns)
$t_{pd}$ CLK to A/B	4.5	6.3	9
$t_{pd(en)}$ $\overline{OE}$ to A/B	6	7	10
$t_{pd(dis)}$ $\overline{OE}$ to A/B	5.5	6.5	9
TRANSCEIVER WITH PARITY	ABT16657 (ns)	ABT657 (ns)	F657 (ns)
$t_{pd}$ A to B	4.3	5.5	8
$t_{pd}$ A to PARITY	6.7	11.3	16
$t_{pd}$ B to $\overline{ERR}$	6.7	15.7	22.5
REGISTERED TRANSCEIVER WITH PARITY	ABT16833 (ns)	FCT833B (ns)	ALS29833 (ns)
$t_{pd}$ A to B	4.3	7	10
$t_{pd}$ A to PARITY	6.7	10.5	15
$t_{pd}$ CLK to $\overline{ERR}$	4.6	15	16

From a power (current) consumption standpoint, the use of bipolar in the output stage is advantageous for two reasons. First, the voltage swing is less than that of a CMOS output. The power consumed when charging or discharging internal circuit capacitances and the external load capacitance is reduced. Second, the bipolar transistors are capable of turning off more efficiently than CMOS transistors. The wasteful flow of current from  $V_{CC}$  to GND is reduced. Although bipolar does tend to have a high static power consumption, its lower dynamic power consumption allows for better overall power performance at high frequencies than either pure bipolar or CMOS. This is because the dynamic power component makes up the majority of a device's overall power consumption.

The ABT maximum high-impedance supply currents ( $I_{CCZ}$ ) range from about 50  $\mu$ A for 8-bit octals to about 2–3 mA for 16-bit Widebus™ products. Maximum dynamic supply currents ( $I_{CCL}$ ) range from about 30 mA for 8-bit octals to about 34 mA for 16-bit Widebus™ products. Power on demand, an enhanced circuit design improvement to the bipolar output stage on new ABT product families, reduces dynamic current consumption levels by up to 50%. High-impedance and dynamic supply-current goals for the new 32-/36-bit Widebus+™ family are 500  $\mu$ A and 60 mA, respectively.

Bus hold, as shown in Figure 4, is another example of an enhanced, value-added circuit design technique available on new ABT product families. The bus-hold cell provides for a small holding current of 100  $\mu$ A to be delivered to I/O pins configured as inputs left unused or floating. This current latches the last known input state to a valid logic level. Floating input conditions are common to CMOS backplanes or device bus-interface situations where driving entities are periodically required to be in 3 state. Bus-hold cells eliminate passive pull-up (to  $V_{CC}$ ) or pull-down (to GND) termination resistors necessary to prevent application problems or oscillations. External provision for these resistors by the system designer consumes board area, increases bus capacitance, contributes to bus loading, and lowers system performance. The bus-hold feature is particularly effective when offered on products with a lot of I/O capability such as 32-/36-bit Widebus+™ devices.



- Holds the last known state of the input
- Provides for  $\pm 100 \mu\text{A}$  of holding current at 0.8 V and 2 V
- Bus-hold current does not load down the driving output at valid logic levels
- Negligible impact to input/output capacitance (0.5 pF)
- Eliminates the need for external resistors on unused or floating input/output pins

Figure 4. Bus-Hold Circuit and Benefits

### Fine-Pitch Packaging Shrinks ABT Device Size

As the push for smaller system sizes becomes intense, the system designer will require the logic manufacturer to house high-performance silicon in increasingly space-conscious packages. Most notably, the system designer has been leveraging the advantages of plastic-leaded chip carriers (PLCCs) and small-outline integrated circuits (SOICs).


Both PLCC and SOIC packages provide a gull-wing lead profile. Both utilize 1.27-mm pin-to-pin pitch spacing. The reduced pitch offers a huge space improvement over bulky plastic dual-in-line (PDIP) through-hole packages. The major difference between PLCC and SOIC is philosophical. The PLCC has pins on all four sides (arranged either in square or rectangular configuration) while the SOIC has pins on only two sides (arranged in flow-through configuration).

In spite of the advantages of PLCC and SOIC, system designers are beginning to specify surface-mount packages with finer pitch values to keep their end equipments competitive in the marketplace or to avoid falling behind more aggressive rivals. Such fine-pitch versions available in volume today offer improvements in the pin-to-pin pitch down to 0.635 mm. More advanced fine-pitch alternatives exhibiting characteristic pitches of 0.5, 0.4, and 0.3 mm are on the horizon.

The plastic quad flat package (PQFP) is a fine-pitch version of the PLCC package. It offers a 0.635-mm pitch and is widely used for microprocessors, ASICs, or other custom devices. The 44-pin PQFP is the smallest used in volume, while the largest versions provide over 200-pin capability. However, for the system designer using ABIL products, it is advantageous to combine the fine-pitch capability of the PQFP with the two-sided dual-in-line design of the SOIC.

SOICs have evolved in two distinct paths to meet this need. The first path considers reducing the surface area and pin pitch of the package while keeping the pin count and bit density constant. The second path considers increasing the bit density of the package by increasing pin count and reducing pin pitch. Figure 5 clearly shows both of these migratory paths starting from the standard octal SOIC package in the upper left-hand corner.

Package size reductions are shown vertically down in Figure 5 with each succeeding reduction occupying a new row at constant bit density and pin count. Bit-density and pin-count increases are shown horizontally across Figure 5.



**Figure 5. Fine-Pitch Package Options for ABT**

There are five new fine-pitch packages represented in Figure 5. Four of these offer a density-upgrade path for the SOIC. The fifth is a new package offering a density upgrade for the PQFP. All of these packages were developed and standardized exclusively for high-performance ABIL ABT products by Texas Instruments.

The shrink small-outline package (SSOP) is available in two worldwide standard form factors. The first, approved by the Joint Electron Device Engineering Council (JEDEC), allows for 16-, 18-, or 20-bit I/O functions in a package roughly the same size as the octal SOIC. The pin pitch for the JEDEC SSOP is 0.635 mm. The JEDEC SSOP is available in a 48-pin version for the basic 16-bit driver and transceiver functions and in a 56-pin version for complex 16- to 20-bit transceiver functions. The very popular ABT Widebus™ family uses the JEDEC-approved SSOP.

The second form factor, approved by the Electronics Industry Association of Japan (EIAJ), allows for 8- and 9-bit I/O functions in a package about 40% of the size of the octal SOIC. The pin pitch for the EIAJ SSOP is 0.65 mm. The EIAJ SSOP is available in a 20-pin version for basic ABT 8-bit driver and transceiver functions and in 24-pin version for complex ABT 8- and 9-bit transceiver functions.

The bottom row of Figure 5 represents the third form-factor upgrade to the SOIC available from Texas Instruments. The thin shrink small-outline package (TSSOP) is EIAJ approved and offers a reduced thickness (height) specification of 1.1 mm. The pin pitch of the EIAJ TSSOP is 0.65 mm (the body width is 4.4 mm). The TSSOP is compatible with Type I and Type II card physical requirements of the Personal Computer Memory Card International Association (PCMCIA). TSSOP offers the smallest package size available for 20- and 24-pin drivers and transceivers. For denser memory arrays, TSSOP facilitates front and back side mount in under 3.3-mm thickness specified by PCMCIA if card thicknesses are kept under 1 mm.

For wide-word applications with extreme space and height restrictions, Texas Instruments offers Widebus™ devices in a new package called the Shrink Widebus™. Available in 48- and 56-pin versions, this new package has a 1.1-mm maximum height, a 6.1-mm body width, and a 0.5-mm lead pitch. The Shrink Widebus™ package, developed by Texas Instruments, is registered with the EIAJ, meets the requirements of the PCMCIA, and occupies 40% less board area than the standard JEDEC SSOP.

The EIAJ thin quad flat package (TQFP) provides the density upgrade path for the PQFP. This 100-pin package allows single-chip 32- and 36-bit I/O solutions in over 50% less area than with octal SOIC connections. The pin pitch for the EIAJ TQFP is 0.5 mm, which is the smallest in production today. The reduced pitch of the TQFP offers a 35% area reduction over 100-pin PQFP solutions. The new 32- and 36-bit ABT Widebus+™ family, announced at the BUSCON '92 West trade show in Long Beach, California, uses the 100-pin TQFP.

All of the fine-pitch package options are superior for space-saving applications. The JEDEC SSOP and EIAJ TQFP are superior in several other areas as well. The JEDEC SSOP incorporates a flow-through architecture where input and output pins each have their own dedicated side of the package. Flow-through pinouts offer the system designer a very easy route path for signal traces.

A standard SOIC octal package can afford only one GND pin for every eight I/Os. This ratio improves to 2:1 and 3:1 for JEDEC SSOP and EIAJ TQFP, respectively. Both the JEDEC SSOP and the EIAJ TQFP provide multiple  $V_{CC}$  and GND pins distributed along the sides. The larger number of GND pins and distribution of these pins is very forgiving from a noise-generation standpoint and allow for less propagation delay than octal functions. As a result, ABT octals, ABT Widebus™, and ABT Widebus+™, all typically exhibit less than 1 V of noise, even though the maximum number of switched outputs increases from 8 bits to 18 bits with each respective family.

As package area decreases, the thermal impedance of the package to the ambient environment increases. Thermal impedance represents the ability of a package to dissipate heat. The higher the thermal impedance, the more difficulty the package has in dissipating heat. The higher thermal impedances of fine-pitch packages require additional attention and care from the system designer. Proper thermal management techniques as well as proper power dissipation guidelines must be used to ensure operation. Fortunately, the low power of ABIL ABT products is more conducive to a fine-pitch packaging approach than competitive CMOS solutions.

### **ABT Products Provide End-Equipment-Specific Solutions**

Combining previously discussed state-of-the-art elements of the ABT process with its numerous advanced fine-pitch package options and enhanced circuit-design features yields a very impressive portfolio of new products. These new products emerge to eloquently serve distinct needs of the workstation, personal and portable computer, and telecom end-equipment markets.

Table 2 categorizes the entire ABIL product spectrum built with the ABT process technology. These families offer features and benefits dedicated to specific markets and industry standards. Figure 6 graphically displays the relationships of these features and benefits.

For high-performance engineering workstation and server markets, the ABT Widebus™ and Widebus+™ families provide the highest integration and performance. They are necessary to connect the most demanding CISC/RISC microprocessors to the most heavily loaded, high-frequency backplanes.

**Table 2. ABT Products and Features**


NAME	EXAMPLE PART NUMBER	KEY FEATURES	NO. OF BITS	PACKAGES	MAX PROP DELAY (ns)	I <sub>CCZ</sub> (mA)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)	TARGET APPLICATIONS
ABT	SN74ABT245	0.8- $\mu$ process, -40°C/85°C	8, 9, 10	DIP, SOIC, SSOP (EIAJ)	4.6	0.05	64	32	High-speed bus interface, PC, EWS, telecom
ABT Widebus™	SN74ABT16245	Flow-through pinouts, low noise	16, 18, 20	SSOP (JEDEC)	4.1	2	64	32	Higher performance, space-conscious applications
ABT Widebus+™	SN74ABT32245	Bus-hold cell, power-on-demand	32, 36	TQFP (EIAJ)	4.9	0.5	64	32	Single-chip 32-bit interface
IWS Drivers	SN74ABT25245	Enhanced output drivers	8	DIP, SOIC	4.5	0.1	188	96	25- $\Omega$ incident-wave switching
Memory Drivers	SN74ABT2245	Series output-dampening resistors	8, 10, 11, 12, 16	DIP, SOIC, SSOP (EIAJ), SSOP (JEDEC)	5-5.5	0.05-0.5	12	12	Low noise, high reliability driving, memory interface
Futurebus+	SN74FB2031	BTL port, 2-ns minimum edge rate	8, 9, 18	PQFP, SSOP (JEDEC), TQFP (EIAJ)	5.5	10	100	3	IEEE 896.1 backplane interface
BTL Drivers	SN74FB2033	BTL-TTL-level translation	8, 9	PQFP, SSOP (JEDEC)	5.5	10	100	3	IEEE 1194.1 backplane interface
SCOPE™	SN74ABT8245	Testability, built-in self-test	8, 16, 18	DIP, SOIC, SSOP (EIAJ), SSOP (JEDEC), TQFP (EIAJ)	4.7	0.05	64	32	IEEE 1149.1 backplane interface
LVT	SN74LVT245	3.3-V V <sub>CC</sub> , mixed mode, bus hold	8	SOIC, TSSOP	6	0.2	64	32	Battery portables, notebook computers, POS terminals
LVT Widebus™	SN74LVT16245	3.3-V V <sub>CC</sub> , mixed mode, bus hold, power-on-demand	16, 18	SSOP (JEDEC)	5.5	0.1	64	32	Workstations, portable computers

The universal bus transceiver (UBT™) is unique in the industry because it can be operated in several distinct bus-interface modes. Each package contains D-type latches and flip-flops. Flexible control-logic options provide for output-enable, latch-enable, clock, and clock-enable combinations.

UBT™s can be configured as transparent, data-flow-through transceivers (like the dedicated '245 function), latch-enabled transceivers (like the dedicated '543 function), clocked registered transceivers (like the dedicated '646 function), and clock-enabled registered transceivers (like the dedicated '952 function). Workstation designers can minimize inventory and procurement requirements, costs, and overhead with UBT™ flexibility. Designed specifically for workstation bus-interface applications, the UBT™ is perfect as an interface to the many different microprocessor architectures and system backplane specifications available.

Figure 7 details the current UBT™ portfolio from Texas Instruments and includes block diagrams for two devices in the series. The 'ABT16600 is an 18-bit UBT™ packaged in the 56-pin SSOP package. It can be configured in each of four different data-flow modes between its A port and B port.

The 'ABT32318 is an 18-bit multiplexed UBT™ that can be configured in each of three different data-flow modes between its A port, B port, and C port. This UBT™ allows the system designer multiple combinations for real-time and stored data exchanges between the three ports. It is particularly useful for multibus communication, multiway interleaving memory applications, and high-performance, multiplexed-address and data-bus interface.




**Figure 6. ABT Products and Features**

Several ABT product families directly address upper-end workstation and server equipment. A series of transceivers compliant with the IEEE 896.1 Futurebus+ backplane-interface standard are available. The special Futurebus+ protocols dictate special electrical requirements of the transceivers in order to ensure proper connection to Futurebus+ backplanes. Each of seven transceivers in the series utilize backplane transceiver logic (BTL) switching levels in accordance with the Futurebus+ standard. Complementing these Futurebus+ transceivers are a series of BTL transceivers compliant with the IEEE 1194.1 standard. Both transceiver series contain a TTL A port along with the BTL B port and can perform TTL-to-BTL and BTL-to-TTL-level translation.

SCOPE™ transceivers and drivers are available in ABT which are compliant with the IEEE 1149.1 testability standard. For high reliability and fault-tolerant system needs, these devices provide their own internal self-test capabilities. A complete line of SCOPE™ hardware and software system products have been developed by Texas Instruments.

The personal-computer market is characterized by very short design cycle times and intense pressure to lower costs. The major driving force is to provide workstation-type performance in machines designed for desktop, home, and portable applications. ABT in fine-pitch package options meets these needs nicely.

A new series of low-voltage products definitively addresses the needs of the portable subsegment of this market. The low-voltage technology (LVT) family has been developed with the submicron ABT process and will be available in both 8-bit octal and 16-/18-bit Widebus™ versions. Supply voltage for LVT is specified from 2.7 V to 3.6 V. The LVT 8-bit product uses the TSSOP to facilitate the smallest area for portable applications. The LVT Widebus™ product uses both the JEDEC SSOP and the 48-/56-pin EIAJ Shrink Widebus™ SSOP.



SERIES	NO. OF BITS	NO. OF PORTS	PACKAGE	NO. OF PINS	PARTITIONING	CONTROL LOGIC			
						OE	LE	CLK	CLKEN
16500/1	18	2	SSOP, TSSOP	56	× 18	Yes	Yes	Yes	No
16600/1	18	2	SSOP, TSSOP	56	× 18	Yes	Yes	Yes	Yes
32316	16	3	TQFP	80	× 16	Yes	Yes	Yes	Yes
32318	18	3	TQFP	80	× 18	Yes	Yes	Yes	No
32501	36	2	TQFP	100	× 18	Yes	Yes	Yes	No

Figure 7. UBT™ Portfolio

Market requirements for 3.3-V logic products are being driven now by battery laptops and hand-held instruments. Higher-performance desktop PCs and workstations could lag a year behind portables in their demand for 3.3-V logic.

As shown in Figure 8, the 5-V ABT I/O structure has been optimized for use with 3.3-V supply currents. LVT 3.3-V speed performance is equivalent to ABT 5-V speed performance. This special I/O circuitry also allows for a *mixed-mode* 3.3-V to 5-V interface capability. Designers can use the same LVT logic for the core 3.3-V system partition as for the external 5-V backplane interface. This is particularly important as other system elements (microprocessors, ASICs, and memories) migrate to 3.3 V at different rates.

LVT I/O circuitry provides multiple output-current ratings for multiple system requirements. LVT devices are specified to drive at rail-to-rail low-voltage CMOS levels and standard 5-V TTL levels. LVT employs bus-hold and power-on-demand circuits increasing reliability, decreasing discrete component count, and minimizing enabled and disabled static power consumption. Maximum  $I_{CC1}$ ,  $I_{CC2}$ , and  $I_{CC3}$  current specifications are 5 mA, 0.1 mA, and 0.1 mA, respectively.




Figure 8. LVT Provides Optimized 3.3-V I/O

The majority of traditional telecom end equipments can be divided into switching and transmission categories. Switching equipment, such as central offices, cross connects, and branch exchanges, are analogous to large mainframes or supercomputers. ABT octal and Widebus™ product families are targeted for these telecom equipments.

For transmission equipment, such as line cards, bridgers, and routers, products with enhanced data sheet specifications covering hot-card insertion and power up/down are required. In these applications, a board (card) is typically removed (inserted) from an active (hot) system for upgrade, maintenance, or repair. The additional specifications characterize the device's performance when supply currents change (ramp) rapidly.

It is necessary to know how the device behaves when  $V_{CC}$  is 0 V, when  $V_{CC}$  is at the rail (5.5 V), and when  $V_{CC}$  ramps between these voltages. To address this requirement specifically for telecom transmission applications, ABT transceiver data sheets take into account  $I_I$ ,  $I_{OZH}$ ,  $I_{OZL}$ , and  $I_{OZ}$  current conditions for various  $V_{CC}$  ramp rates. Transmission-system designers can then profile ABT device performance in hot-card insertion and power up/down conditions.

## Summary

Texas Instruments provides the system designer with the most advanced products to date aiding the solution of complex design challenges. Advanced bus-interface logic (ABIL) products processed in submicron advanced BiCMOS technologies (ABT) address specific end-equipment demands of the workstation, personal and portable computer, and telecom markets. Advanced fine-pitch package options, such as SSOP, TSSOP, and TQFP, offer space-saving form factors. Circuit design techniques, such as bus hold and power on demand, add value over competitive solutions.



The evolutionary development of process and package technologies is illustrated in Figure 9. Solid lines indicate process-technology migration for CMOS and BiCMOS. The minimum process dimension is represented on the ordinate in units of microns. The dashed line indicates package-technology migration from PDIP to SOIC to SSOP to TQFP. For the dashed line, the ordinate represents minimum lead pitch in millimeters.

Figure 9 shows some interesting trends. BiCMOS solutions, initially well behind their CMOS cousins in terms of performance, have closed the gap almost completely during the past six years. For 5-V logic applications, ABT offers significant advantages over an equivalent CMOS version, particularly with the advent of thermally enhanced fine-pitch packages like the TQFP.




Figure 9. Bus-Interface Evolution

The advanced BiCMOS opportunity is to provide more processing capability and overall throughput at a time when the next-generation CMOS technologies are not quite ready, or where a mixed technology approach provides a more practical solution. For ABIL products, the high performance and drive capability of ABT are necessary for rack-mount supercomputers, workstation, and telecom switching equipment. However, the low power consumption of ABT is necessary if these end equipments are to easily exist on the desktop.

As process geometries drop to 0.6 μ and below, advanced BiCMOS and advanced CMOS will continue to do battle in the pursuit of the best low-voltage solutions. Future enhancements to advanced BiCMOS may include extensions to a complementary structure of NPN and PNP transistors to better cope with reduction in power-supply voltages. As supply voltages drop to 2.6 V and below, it appears more than likely that advanced BiCMOS and advanced CMOS will coexist as viable product technologies, each supporting a dedicated group of customers. Time will tell.

# ***Implications of Slow or Floating CMOS Inputs***



### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1994, Texas Instruments Incorporated

## Contents

	<i>Title</i>	<i>Page</i>
<b>Introduction</b> .....		<b>13–25</b>
<b>Characteristics of Slow or Floating CMOS Inputs</b> .....		<b>13–25</b>
<b>Slow Input Edge Rate</b> .....		<b>13–26</b>
<b>Floating Inputs</b> .....		<b>13–27</b>
<b>Recommendations for Designing More Reliable Systems</b> .....		<b>13–28</b>
Bus Control .....		13–28
Pullup or Pulldown Resistors .....		13–29
Bus-Hold Circuits .....		13–30
<b>Summary</b> .....		<b>13–37</b>

## List of Illustrations

<i>Figure</i>	<i>Title</i>	<i>Page</i>
1	Input Structures of ABT and LVT/LVC Devices .....	13–25
2	Supply Current Versus Input Voltage (One Input) .....	13–26
3	Input Transition Rise or Fall Rate as Specified in Data Sheets .....	13–26
4	Input/Output Model .....	13–27
5	Supply Current Change of the Input at TTL Level as Specified in Data Sheets .....	13–27
6	Supply Current Versus Input Voltage (36 Inputs) .....	13–28
7	Typical Bidirectional Bus .....	13–28
8	Inactive Bus Model With a Defined Level .....	13–29
9	Typical Bus-Hold Cell .....	13–30
10	Stand-Alone Bus-Hold Cell (SN74ACT107x) .....	13–31
11	Diode Characteristics (SN74ACT107x) .....	13–31
12	Input Structure of ABT/LVT and ALVC/LVC Families With Bus Hold .....	13–32
13	Bus-Hold Input Characteristics .....	13–33
14	Driver and Receiver System .....	13–34
15	Output Waveforms of the Driver With or Without the Receiver's Bus Hold .....	13–34
16	Bus-Hold Supply Current .....	13–35
17	Input Power With or Without Bus Hold at Different Frequencies .....	13–36
18	Data Sheet Minimum Specification for Bus Hold .....	13–37



## Introduction

In recent years, CMOS (AC, ACT, LVC) and BiCMOS (ABT, LVT) logic families have further strengthened their position in the semiconductor market. New designs have adopted both technologies in almost every system that exists, whether it is a PC, a workstation, or a digital switch. The reason is very obvious: power consumption is becoming a major issue in today's market. However, when designing systems using CMOS and BiCMOS devices, one must understand the characteristics of these families and the way inputs and outputs behave in systems. It is very important for the designer to follow all rules and restrictions that the manufacturer requires as well as designing within the data sheet specifications. Because data sheets do not cover the input behavior of a device in detail, this application note explains the input characteristics of CMOS and BiCMOS families in general. It also explains ways to deal with problem issues when designing with such families where floating inputs are a concern. Understanding the behavior of these inputs results in more robust designs and better reliability.




Figure 1. Input Structures of ABT and LVT/LVC Devices

## Characteristics of Slow or Floating CMOS Inputs

Both advanced CMOS and BiCMOS (ABT/LVT) families have a CMOS input structure. This structure is an inverter consisting of a p channel to  $V_{CC}$  and a n channel to GND as shown in Figure 1. With low-level input, the p-channel transistor is on and the n channel is off, causing current to flow from  $V_{CC}$  and pulling the node to a high state. With high-level input, the n-channel transistor is on and the p channel is off and the current flows to GND, pulling the node low. In both cases, no current flows from  $V_{CC}$  to GND. However, when switching from one state to another, the input crosses the threshold region causing the n channel and the p channel to be turned on simultaneously, generating a current path between  $V_{CC}$  and GND. This current surge can be damaging, depending on the length of time that the input is in the threshold region (0.8 to 2 V). The supply current ( $I_{CC}$ ) can rise to several milliamperes per input, peaking at approximately 1.5 V  $V_I$  (see Figure 2). This is not a problem when switching states at the data-sheet-specified input transition time (see Figure 3).




Figure 2. Supply Current Versus Input Voltage (One Input)

recommended operating conditions

		MIN	MAX	UNIT
$\Delta t/\Delta v$	Input transition rise or fall rate	ABT octals	5	ns/V
		ABT Widebus™ and Widebus+™	10	
		LVT, LVC, ALVC	10	
		LV	100	

Figure 3. Input Transition Rise or Fall Rate as Specified in Data Sheets

Slow Input Edge Rate

With increased speed, logic devices have become more sensitive to slow input edge rates. A slow input edge rate, coupled with the noise generated on the power rails when the output switches, can cause excessive output errors or oscillations. Similar situations can occur if an unused input is left floating or is not actively held at a valid logic level.

These functional problems are due to voltage transients induced on the device's power system as the output load current ( $I_O$ ) flows through the parasitic lead inductances during switching (see Figure 4). Because the device's internal power supply nodes are used as voltage references throughout the integrated circuit, inductive voltage spikes,  $V_{GND}$ , affect the way signals appear to the internal gate structures. For example, as the voltage at the device's ground node rises, the input signal,  $V_I'$ , appears to decrease in magnitude. This undesirable phenomena can then erroneously change the output if a threshold violation occurs.

In the case of a slowly rising input edge, if the change in voltage at GND is large enough, the apparent signal,  $V_I'$ , at the device will appear to be driven back through the threshold and the output will start to switch in the opposite direction. If worst-case conditions prevail (simultaneously switching all of the outputs with large transient load currents), the slow input edge will be repeatedly driven back through the threshold, causing output oscillation. Therefore, the maximum input transition time of the device should not be violated so no damage to the circuit or the package can occur (refer to Figure 3 for the maximum transition rate for each family).




Figure 4. Input/Output Model

### Floating Inputs

If a voltage between 0.8 V and 2 V is applied to the input for a prolonged period of time, this situation becomes critical and should not be ignored, especially with higher bit count and more dense packages (SSOP, TSSOP). For example, if an 18-bit transceiver had 36 I/O pins floating at the threshold, the current from  $V_{CC}$  could be as high as 150 to 200 mA. This is approximately 1 W of power consumed by the device, which leads to a serious overheating problem. This continuous overheating of the device affects its reliability. Also, because the inputs are in the threshold region, the outputs tend to oscillate, resulting in damage to the internal circuit over a long period of time. The data sheet shows the increase in supply current ( $\Delta I_{CC}$ ) when the input is at a TTL level [for ABT  $V_I = 3.4$  V,  $\Delta I_{CC} = 1.5$  mA (see Figure 5)]. This becomes more critical when the input is in the threshold region as seen in Figure 6.

These characteristics are typical for all CMOS input circuits, including microprocessors and memories.


### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
$\Delta I_{CC}^\dagger$	ABT	$V_{CC} = 5.5$ V, Other inputs at $V_{CC}$ or GND		1.5	mA
	LVT	$V_{CC} = 3$ V to 3.6 V, Other inputs at $V_{CC}$ or GND		0.2	mA
	LVC, ALVC, LV			0.5	

<sup>†</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.


Figure 5. Supply Current Change of the Input at TTL Level as Specified in Data Sheets





**Figure 6. Supply Current Versus Input Voltage (36 Inputs)**

As long as the driver is active in a transmission path or bus, the receiver's input is always in a valid state. No input specification is violated as long as the rise and fall times are within the data sheet limits. However, when the driver is in a high-impedance state, the receiver input is no longer at a defined level and tends to float. This situation can worsen when several transceivers share the same bus. Figure 7 is an example of a typical bus system. When all transceivers are inactive, the bus line levels are undefined. When a voltage that is determined by the leakage currents of each component on the bus is reached, the condition is known as a *floating state*. The result is a considerable increase in power consumption and a risk of damaging all components on the bus. Holding the inputs or I/O pins at a valid logic level when they are not being used or when the part driving them is in the high-impedance state is recommended.



**Figure 7. Typical Bidirectional Bus**

## Recommendations for Designing More Reliable Systems

### Bus Control

The simplest way to avoid floating inputs in a bus system is to ensure that the bus is either always active or inactive for a limited time when the voltage buildup does not exceed the maximum  $V_{IL}$  specification (0.8 V for TTL-compatible input). At this voltage, the corresponding  $I_{CC}$  value is too low and the device operates without any problem or concern (see Figures 2 and 4).

To avoid damaging components, the designer must know the maximum time the bus can float. First, assuming that the maximum leakage current is  $I_{OZ} = 50 \mu\text{A}$  and the total capacitance (I/O and line capacitance) is  $C = 20 \text{ pF}$ , the change in voltage with respect to time on an inactive line that exceeds the 0.8-V level can be calculated as in equation 1.


$$\Delta V/\Delta t = \frac{I_{OZ}}{C} = \frac{50 \mu\text{A}}{20 \text{ pF}} = 2.5 \text{ V}/\mu\text{s} \quad (1)$$

The permissible floating time for the bus in this example should be reduced to 320 ns maximum, which ensures that the bus will not exceed the 0.8-V level specified above. The time constant does not change when multiple components are involved because their leakage currents and capacitances are summed.

The advantage of this method is that it requires no additional cost for adding special components. Unfortunately, this method does not always apply because buses are not always active.

### Pullup or Pulldown Resistors

When buses are disabled for more than the maximum allowable time, other ways should be used to prevent components from being damaged or overheated. A pullup or a pulldown resistor to  $V_{CC}$  or GND, respectively, should be used to keep the bus in a defined state. The size of the resistor plays an important role and if its resistance is not chosen properly, a problem may occur. Usually, a 1-k $\Omega$  to 10-k $\Omega$  resistor is recommended. The maximum input transition time must not be violated when selecting pullup or pulldown resistors (see Figure 3). Otherwise, components may be destroyed.



**Figure 8. Inactive Bus Model With a Defined Level**

Assume that an active-low bus goes to the high-impedance state as modeled in Figure 8.  $C$  represents the device plus the bus line capacitance and  $R$  is a pullup resistor to  $V_{CC}$ . The value of the required resistor can be calculated as in equation 2.

$$V_B = V_{CC}(1 - e^{-t/RC}) \quad (2)$$

Where:

- $V_B$  = 0.8 V, maximum allowable floating voltage
- $V_{CC}$  = 5 V
- $C$  = total capacitance
- $R$  = pullup resistor
- $t$  = maximum input rise time as specified in Figure 3 of the data sheet

Solving for R, the equation becomes:

$$R = \frac{t}{0.17 \times C} \quad (3)$$

For multiple transceivers on a bus:

$$R = \frac{t}{0.17 \times C \times N} \quad (4)$$

Where:

N = number of components connected to the bus

Assuming that there are ten components connected to the bus, each with a capacitance  $C = 20$  pF requiring a maximum rise time of 10 ns/V,  $t = 50$ -ns total rise time for 5-V input, maximum resistor size can be calculated:

$$R = \frac{50 \text{ ns}}{0.17 \times 20 \text{ pF} \times 10} = 1.5 \text{ k}\Omega \quad (5)$$

This pullup resistor method is recommended for ac-powered systems; however, it is not recommended for battery-operated equipment because power consumption is very critical. Instead, use the bus-hold feature that is discussed in the next section. The overall advantage of using pullup resistors is that they ensure defined levels when the bus is floating and helps eliminate some of the line reflections because resistors can act as bus terminations as well.


### Bus-Hold Circuits

The most effective method to provide defined levels for a floating bus is to use Texas Instruments built-in bus-hold feature on selected families or as an external component like the SN74ACT1071 and SN74ACT1073 (refer to Table 1).

**Table 1. Devices With Bus Hold**


DEVICE TYPE	BUS HOLD INCORPORATED
SN74ACT1071	10-bit bus hold with clamping diodes
SN74ACT1073	16-bit bus hold with clamping diodes
ABT Widebus+™ (32 and 36 Bit)	All devices
ABT Octals and Widebus™	Selected devices only
Low Voltage (LVT and ALVC)	All devices
LVC Widebus™	All devices

Bus hold is a circuit used in Texas Instruments selected families to help solve the floating input problem and eliminate the need for pullup and pulldown resistors. It consists of two back-to-back inverters with the output fed back to the input through a resistor (see Figure 9). In order to understand how the bus-hold cell operates, assume that an active driver has switched the line to a high level. This results in no current flowing through the feedback circuit. Now, the driver goes to the high-impedance state and the bus-hold circuit holds the high level through the feedback resistor. The current requirement of the bus hold is determined only by the leakage current of the circuit. The same condition applies when the bus is in the low state and then goes inactive.



**Figure 9. Typical Bus-Hold Cell**

As mentioned earlier in this section, Texas Instruments offers the bus hold as stand-alone 10-bit and 16-bit devices (SN74ACT1071 and SN74ACT1073) with clamping diodes to  $V_{CC}$  and GND for added protection against line reflections caused by impedance mismatch on the bus. Because purely ohmic resistors cannot be implemented easily in CMOS circuits, a configuration known as a transmission gate is used as the feedback element (see Figure 10). An n channel and a p channel are arranged in parallel between the input and the output of the buffer stage. The gate of the n-channel transistor is connected to  $V_{CC}$  and the gate of the p channel is connected to GND. When the output of the buffer is high, the p channel is on, and when the output is low, the n channel is on. Both channels are of relatively small surface area — the on resistance from drain to source,  $R_{dson}$ , is about  $R = 5\text{ k}\Omega$ .




**Figure 10. Stand-Alone Bus-Hold Cell (SN74ACT107x)**

Now, assume that in a practical application the leakage current of a driver on a bus is  $I_{OZ} = 10\ \mu\text{A}$  and the voltage drop across the  $5\text{ k}\Omega$  is  $V_D = 0.8\text{ V}$  (this value is assumed to ensure a defined logic level). Then, the maximum number of components that a bus hold can handle is calculated as follows:

$$N = \frac{V_D}{I_{OZ} \times R} = \frac{0.8\text{ V}}{10\ \mu\text{A} \times 5\text{ k}\Omega} = 16\text{ components} \quad (6)$$

The 74ACT1071 and 74ACT1073 also provide clamping diodes as an added feature to the bus hold. These diodes are useful for clamping any overshoot or undershoot generated by line reflections. Figure 11 shows the characteristics of the diodes when the input voltage is above  $V_{CC}$  or below GND. At  $V_I = -1\text{V}$ , the diode can source about  $50\text{ mA}$ , which can help eliminate undershoots. This can be very useful when noisy buses are a concern.



**Figure 11. Diode Characteristics (SN74ACT107x)**

Texas Instruments also offers the bus-hold circuit as a feature added to some of the advanced-family drivers and receivers. This circuit is similar to the stand-alone circuit with a diode added to the drain of the second inverter (ABT and LVT only, see Figure 12). The diode blocks the overshoot current when the input voltage is higher than  $V_{CC}$  ( $V_I > V_{CC}$ ), so only the leakage current is present. This circuit uses the device's input stage as its first inverter; a second inverter creates the feedback feature. The calculation of the maximum number of components that the bus hold can handle is similar to the previous example. However, the advantage of this circuit over the stand-alone bus hold is that it eliminates the need for external components or resistors that occupy more area on the board. This becomes very critical for some designs, especially when wide buses are used. Also, because cost and board-dimension restrictions are a major concern, designers prefer the easy fix: drop-in replaceable parts. Texas Instruments offers this feature in most of the commonly used functions in several families (refer to Table 1 for more details).




Figure 12. Input Structure of ABT/LVT and ALVC/LVC Families With Bus Hold

Figure 13 shows the input characteristics of the bus hold at 3.3-V and 5-V operations, as the input voltage is swept from 0 to 5 V. These characteristics are similar in behavior to a weak driver. This driver sinks current into the part when the input is low and sources current out of the part when the input is high. When the voltage is near the threshold, the circuit tries to switch to the other state, always keeping the input at a valid level. This is the result of the internal feedback circuit. The plot also shows that the current is at its maximum when the input is near the threshold.  $I_{I(\text{hold})}$  maximum is approximately 25  $\mu\text{A}$  for 3.3-V input and 400  $\mu\text{A}$  for 5-V input.




Figure 13. Bus-Hold Input Characteristics

When multiple devices with bus hold are driven by a single driver, one may be concerned about the ac switching capability of the driver becoming weaker. As small drivers, bus-hold cells require an ac current to switch them. This current is not significant when using Texas Instruments CMOS and BiCMOS families. Figure 14 shows a 4-mA buffer driving six LVT16244 devices. The trace is a 75-Ω transmission line. The receivers are separated by 1cm with the driver located in the center of the trace. Figure 15 shows the bus-hold loading effect on the driver when connected to six receivers switching low or high. It also shows the same system with the bus hold disconnected from the receivers. Both plots show the effect of bus hold on the driver's rise and fall times. Initially, the bus hold tries to counteract the driver, causing the rise or fall time to increase. Then, the bus hold changes states (note the crossover point), which helps the driver switch faster, decreasing the rise or fall time.




Figure 14. Driver and Receiver System





Figure 15. Output Waveforms of the Driver With or Without the Receiver's Bus Hold

Figure 16 shows the supply current ( $I_{CC}$ ) of the bus-hold circuit as the input is swept from 0 to 5 V. Again, the spike seen at about 1.5-V  $V_I$  is due to both the n channel and the p channel conducting simultaneously. This is one of the CMOS transistor characteristics.



**Figure 16. Bus-Hold Supply Current Versus Input Voltage**



The power consumption of the bus hold is minimal when switching the input at higher frequencies. Figure 17 shows the power consumed by the input at different frequencies with or without bus hold. As can be seen, the increase in power consumption of the bus hold at higher frequencies is not significant enough to be considered in power calculations.




Figure 17. Input Power With or Without Bus Hold at Different Frequencies

Figure 18 shows the data sheet dc specifications for bus hold. The first test condition is the minimum current required to hold the bus at 0.8 V or 2 V. These voltages meet the specified low and high levels for TTL inputs. The second test condition is the maximum current that the bus hold sources or sinks at any input voltage between 0 V and 3.6 V (for low-voltage families) or between 0 V and 5.5 V (for ABT). The bus-hold current becomes minimal as the input voltage approaches the rail voltage. The output leakage currents,  $I_{OZH}$  and  $I_{OZL}$ , are insignificant for transceivers with bus hold because a true leakage test cannot be performed due to the existence of the bus-hold circuit. Because bus hold behaves as a small driver, it tends to source or sink a current that is opposite in direction to the leakage current. This situation is true for transceivers with bus hold only and does not apply to buffers. All LVT, ABT Widebus+™, and selected ABT octal and Widebus™ devices have the bus-hold feature (refer to Table 1 or the or contact the local Texas Instruments sales office for more information).

**electrical characteristics over recommended operating free-air temperature range (for families with bus-hold feature)**

PARAMETER			TEST CONDITIONS		MIN	MAX	UNIT	
$I_I(\text{hold})$	Data inputs or I/Os	LVT, LVC, ALVC	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	75		$\mu\text{A}$	
				$V_I = 2\text{ V}$	-75			
		ABT Widebus+™ and selected ABT Widebus™	$V_{CC} = 3.6\text{ V}$ ,	$V_I = 0\text{ to }3.6\text{ V}$		$\pm 500$		
				$V_{CC} = 4.5\text{ V}$	$V_I = 0.8\text{ V}$	100		
			$V_I = 2\text{ V}$		-100			
			$V_{CC} = 5.5\text{ V}$ ,		$V_I = 0\text{ to }5.5\text{ V}$			$\pm 500$
$I_{OZH}/I_{OZL}$	Transceivers with bus hold	ABT	This test is not a true $I_{OZ}$ test since bus hold is always active on an I/O pin. It tends to supply a current that is opposite in direction to the output leakage current.			$\pm 1$		
		LVT, LVC, ALVC						
	Buffers with bus hold	ABT	This test is a true $I_{OZ}$ test since bus hold does not exist on an output pin.			$\pm 10$		
		LVT, LVC, ALVC				$\pm 5$		

**Figure 18. Data Sheet Minimum Specification for Bus Hold**

**Summary**

Floating inputs and slow rise and fall times are important issues to consider when designing with CMOS and advanced BiCMOS families. It is important to understand the complications associated with floating inputs. Terminating the bus properly plays a major role in achieving reliable systems. All three methods that were recommended in this application note should be considered. If it is not possible to control the bus directly and adding pullup or pulldown resistors is impractical due to power-consumption and board-space limitations, bus hold is the best choice. Texas Instruments designed bus hold to reduce the need for resistors used in bus designs, reducing the number of components on the board and improving the overall reliability of the system.



***Next-Generation  
Futurebus+/BTL Transceivers  
Allow Single-Sided  
SMT Manufacturing***



### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1994, Texas Instruments Incorporated

## Contents

	<i>Title</i>	<i>Page</i>
<b>Introduction</b> .....		<b>13-43</b>
<b>Current Generation of Futurebus+ /BTL Transceivers</b> .....		<b>13-43</b>
<b>A New Generation of Futurebus+ /BTL Transceivers</b> .....		<b>13-47</b>
<b>Summary</b> .....		<b>13-50</b>

## List of Illustrations

<i>Figure</i>	<i>Title</i>	<i>Page</i>
1	Comparison of TTL and BTL Switching Standards .....	13-43
2	Output Edge-Rate Control (OEC™) .....	13-43
3	Uncached 64-Bit Futurebus+ Layout With Texas Instruments Controller Chipset and Today's Most Integrated Transceivers .....	13-44
4	Functional Differences Between FB2040 Control Transceiver and FB2031 Address/Data Transceiver .....	13-46
5	Cross Section of Thermally Enhanced EIAJ 100-Pin TQFP .....	13-47
6	Functional Circuit Diagram of FB1650 .....	13-48
7	Uncached 64-Bit Futurebus+ Layout With Texas Instruments Chipset and FB16xx Transceivers ...	13-49



## Introduction

Futurebus+ (IEEE 896.2-1991) and BTL (IEEE 1194.1-1991) designs offer significant performance advantages over conventional TTL backplane implementations, but these advantages come with trade-offs. Switching noise in the form of ground bounce and EMI must be controlled, and proper termination schemes must be employed to ensure signal integrity in this high-speed switching environment. Trade-offs for price in the form of total system solution versus overall system performance are also of concern. This paper begins with the historical perspective on signal-integrity issues addressed by the IEEE bodies cited above and follows with new pioneering bus-interface solutions to help reduce overall Futurebus+ or BTL system costs and design complexities.

## Current Generation of Futurebus+/BTL Transceivers

A number of suppliers have developed Futurebus+ and BTL transceiver solutions that comply with the previously cited IEEE standards. These devices share the same reduced output swing and tight switching thresholds shown in Figure 1 and also include slew-rate control circuitry as shown in Figure 2. The various devices differ considerably in wafer-fab process technology, propagation-delay performance, and other performance metrics (Table 1).




Figure 1. Comparison of TTL and BTL Switching Standards




Figure 2. Output Edge-Rate Control (OEC™)



**Table 1. Futurebus+ /BTL Transceiver Offering Available Today**


TRANSCEIVER	SUPPLIER	TECHNOLOGY	BITS/PACKAGE	t <sub>pd</sub> (ns)
ALS056/057	TI, NSC	3 μ Bipolar	4/8	20
DS3890	NSC	2 μ Bipolar	8†	15
DS3896/7	NSC	1.5 μ Bipolar	4/8	12
DS3893A	NSC	1.2 μ Bipolar	4	7
FB2031/40	TI, Philips	0.8 μ BiCMOS	8/9	6

† Unidirectional driver only; not a true bidirectional transceiver

Table 1 shows an evolutionary progression in bipolar wafer-fab technology and improved propagation-delay performance. Bipolar fab technologies are chosen for this class of device for their high-drive capability, low switching noise, and relative ease of designing (relative to pure CMOS) the pseudoanalog circuitry required to meet the slew-rate control requirement mentioned above. Bipolar circuits have the disadvantage of relatively high power dissipation. The heat generated by this high power dissipation, coupled with the large switching currents coming from the bus termination, place a thermal limitation on the numbers of bits that can be integrated into a single standard integrated circuit package (typically only four bits).

The newer class of BiCMOS transceivers employs a bipolar output structure to achieve the desired drive, noise, and slew-rate control of previous-generation products. They also offer higher performance, much lower power dissipation, and take the next step toward higher integration (eight or nine bits). However, even this level of density and performance is not totally sufficient for some emerging 128-bit applications. At nine bits, the devices are again up against the thermal capabilities of the packages, even with low-power BiCMOS technology.

Futurebus+ (IEEE 896.2-1991) adds an additional constraint to board layout by mandating that all compliant cards have a maximum stub length of 25 mm to reduce loading and minimize reflections. This is also a wise rule of thumb for non-Futurebus+ /BTL designs. As data paths have increased in width from 32 to 64 bits (128 bits in the future), this stub-length requirement has forced system designers to wrestle with the manufacturing problems of double-sided surface mounting of the transceivers on boards as large as 12 Standard Units (12SU). Even with the relatively dense packaging of today's fastest and most integrated transceivers, this can be a formidable design problem that adds significantly to the overall manufacturing cost of a board (see Figure 3).



NOTE: The second-part type descriptor (\*) indicates that a second transceiver is mounted on the opposite side of the board.

**Figure 3. Uncached 64-Bit Futurebus+ Layout With Texas Instruments Controller Chipset and Today's Most Integrated Transceivers**


Another problem with the current generation of transceivers is the purchasing requirement for multiple transceiver types. Continuing with the above example, the common 64-bit uncached solution requires three different transceiver types for a complete distributed arbitration Futurebus+ implementation shown in Table 2.

**Table 2. Transceiver Descriptions for 64-Bit Uncached Futurebus+ Boards Using FB20xx Series Transceivers**


DEVICE	DESCRIPTION	QUANTITY/ BOARD	COST EACH IN 1K QUANTITY (\$)
FB2031	9-Bit Data/Address Transceiver With Clock and Latch	9	7.95
FB2032†	Arbitration Contest Transceiver	1	9.75
FB2040	8-Bit Status/Sync Transceiver With Split TTL I/O	3	8.10
Total Part Count and Cost:		13	105.60

† Optional for distributed arbitration only

These transceivers were designed quite differently from one another due to the specific functions they perform in the system (data/address, sync, arbitration, status, or command). Figure 4 highlights the functional differences between the FB2040 (status and sync transceiver) and the FB2031 (address/data transceiver). The main distinctions are the universal storage modes (transparent, latched, or clocked) of the FB2031 and the separate, or split, TTL I/O pins of the FB2040. As previously noted, until recently, efforts to develop any sort of true universal Futurebus+/BTL transceiver have not been practical due to the absence of a viable high-power fine-pitch package with more than 56 pins.



Pin numbers shown are for the RC package.




Pin numbers shown are for the RC package.

**Figure 4. Functional Differences Between FB2040 Control Transceiver and FB2031 Address/Data Transceiver**



## A New Generation of Futurebus+/*BTL* Transceivers

In response to the need for single-sided surface mounting and simplified transceiver architectures, Texas Instruments has developed both a high-power package and a series of 18-channel Futurebus+/*BTL* universal bus transceivers (UBT™). These new devices, designated as FB16xx series, are packaged in a high-power version of the EIAJ standard 100-pin TQFP package (0.5-mm lead pitch). A package cross section, as shown in Figure 5, reveals a metal heat sink that facilitates the excellent thermal performance of the package.



**Figure 5. Cross Section of Thermally Enhanced EIAJ 100-Pin TQFP**


The FB16xx series devices are designed with both the universal data-storage capabilities of the FB2031 address/data transceiver and the separate TTL I/O of the FB2040 control transceiver. This series of devices can be configured as two independent 9-channel transceivers or one coherent 18-channel transceiver (see Figure 6).



Pin numbers shown are for the PCA package.

**Figure 6. Functional Circuit Diagram of FB1650**

This flexible design approach eliminates the need for double-sided surface mounting, along with all of the associated manufacturing costs, and still meets the IEEE 896.2-1991 25-mm maximum-stub-length requirement as shown in Figure 7.



NOTE: There is no double-sided SMT requirement.

**Figure 7. Uncached 64-Bit Futurebus+ Layout With Texas Instruments Chipset and FB16xx Transceivers**

In addition, the 18-channel architecture lends itself naturally to reduced pin-to-pin signal skew. Advanced BiCMOS circuit design techniques have improved propagation-delay performance over the previous generation of BiCMOS transceivers. Table 3 shows a transceiver cost comparison for the same 64-bit uncached Futurebus+ example considered previously.

**Table 3. Cost Comparison for 64-Bit Uncached Futurebus+ Board Using FB16xx Series Transceivers**

DEVICE	DESCRIPTION	QUANTITY/ BOARD	COST EACH IN 1K QUANTITY (\$)
FB16xx	18-Bit TTL/BTL UBT With Split TTL I/O	6	13.85
FB2032†	Arbitration Contest Transceiver	1	9.75
Total Part Count and Cost:		7	92.85

† Optional for distributed arbitration only

This is a nearly 50% reduction in component count and a 14% cost savings (\$12.75/board) on the transceivers alone. Significant savings (tens of dollars per board) in manufacturing costs are also realized by moving to single-sided SMT manufacturing. Other members of the FB16xx family include system clock-distribution features that lend themselves to more specific end-system applications such as ATM hubs and routers (Table 4).

**Table 4. Transceiver Descriptions for Other Members of the FB16xx Series**

DEVICE	DESCRIPTION
FB1650	18-Bit TTL/BTL UBT With Split TTL I/O
FB1651	17-Channel UBT With Separate Buffered and Delayed Clock Bit
FB1652	17-Channel UBT With Separate Buffered Clock Bit (no delay line)

## Summary

The high-speed data-communication requirements of today's fastest board-level computers and telecommunications and network switching equipments can be met with Futurebus+ and BTL-compatible transceivers and switching levels. Stub-length constraints and ever-increasing data-path widths have made it difficult to control signal integrity and manufacturing and procurement costs in these high-performance systems. The next generation of 18-channel Futurebus+/BTL universal bus transceivers meets this market need by facilitating low-cost single-sided surface-mount manufacturing, and single-device-type procurement, characterization, qualification, and specification.

# ***The Bypass Capacitor in High-Speed Environments***





## **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Please be aware that TI products are not intended for use in life-support appliances, devices, or systems. Use of TI product in such applications requires the written approval of the appropriate TI officer. Certain applications using semiconductor devices may involve potential risks of personal injury, property damage, or loss of life. In order to minimize these risks, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. Inclusion of TI products in such applications is understood to be fully at the risk of the customer using TI devices or systems.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1993, Texas Instruments Incorporated.

Printed in the U.S.A.

## Contents

	<i>Title</i>	<i>Page</i>
<b>Introduction</b> .....		<b>13-55</b>
<b>Bypass Definition</b> .....		<b>13-55</b>
<b>Bypassing Considerations</b> .....		<b>13-55</b>
Capacitor Type .....		13-55
Capacitor Placement .....		13-56
Output Load Effect .....		13-57
Capacitor Size .....		13-60
<b>Summary</b> .....		<b>13-62</b>
<b>References</b> .....		<b>13-62</b>

## List of Illustrations

<i>Figure</i>	<i>Title</i>	<i>Page</i>
1	V <sub>CC</sub> Line Disturbance vs Frequency .....	13-55
2	Typical Power Layout .....	13-56
3	Capacitive Storage (Bypass Capacitor) .....	13-56
4	V <sub>CC</sub> Line Disturbance vs Cap Size at Different Distances .....	13-57
5	V <sub>CC</sub> Line Disturbance vs Cap Size With Resistive Load at Different Frequencies .....	13-58
6	V <sub>CC</sub> Line Disturbance vs Cap Size With 60-pF Load at Different Frequencies .....	13-59
7	V <sub>CC</sub> Line Disturbance vs Cap Size at Different Capacitive Loads .....	13-60
8	I <sub>CC</sub> vs Frequency .....	13-61
9	V <sub>CC</sub> Line Disturbance vs Frequency .....	13-62



## Introduction

High-speed switching environments generate noise on power lines (or planes) due to the charging and discharging of internal and external capacitors of an integrated circuit. The instantaneous current generated with the rising and falling edges of the outputs causes the power line (or plane) to ring. This behavior can violate the  $V_{CC}$  recommended operating conditions or generate false signals, creating serious problems. A simple and easy solution must be considered to prevent such a problem from occurring. This solution is the bypass capacitor.

## Bypass Definition

A bypass capacitor stores an electrical charge that is released to the power line whenever a transient voltage spike occurs. It provides a low impedance supply, thereby minimizing the noise generated by the switching outputs of the device.

## Bypassing Considerations

A system without bypassing techniques can create severe power disturbance and cause circuit failures. Figure 1 shows the  $V_{CC}$  line of the 'ABT541 ringing while all outputs are switching. Note that there is no bypass capacitor at the  $V_{CC}$  pin. There are a few issues that should be considered when bypassing power lines (or planes).

- The capacitor type
- The capacitor placement
- The output load effect
- The capacitor size




Figure 1.  $V_{CC}$  Line Disturbance vs Frequency

## Capacitor Type

In a high-speed environment the lead inductances of a bypass capacitor become very critical. High-speed switching of a part's outputs generates high frequency noise (> 100 MHz) on the power line (or plane). These harmonics cause the capacitor with high lead inductance to act as an open circuit, preventing it from supplying the power line (or plane) with the current needed to maintain a stable level, and resulting in functional failure of the circuit. Therefore, bypassing a power line (or plane) from the device internal noise requires capacitors with very small inductances. That is why the multilayer ceramic chip capacitors (MLC) are more favorable than others for bypassing power lines (or planes). They exhibit negligible internal inductance, thereby allowing the charge to flow easily, when needed, without degradation.

## Capacitor Placement

Most of the printed circuit boards are designed to maintain a short distance between power and ground. This is done by laminating the power line (or plane) with the ground plane and can be electrically approximated with lumped capacitances as shown in Figure 2. However, this is not enough to have a reliable system, and another technique must be considered to provide a low-impedance path for the transient current to be grounded. This can be done by placing the bypass capacitor close to the power pin of the device.




Figure 2. Typical Power Layout

### Why This Location Is Very Important

Consider a device driving a line from low to high having an impedance ( $Z \cong 100 \Omega$ ) and a supply voltage ( $V_{CC} = 5 \text{ V}$ ) (see Figure 3). In order for the device to change state, an output current ( $I = 50 \text{ mA}$ ) is needed instantaneously. Note that for eight outputs switching  $I = 50 \times 8 = 400 \text{ mA}$ . This current is provided by the power line (or plane) in a period  $\leq$  the rise time of the output (approximately 3 ns for ABT). The bypass capacitor must supply the charge in that same period of time to avoid  $V_{CC}$  drop, therefore distance becomes an important issue. Line inductances can block the charge from flowing, leaving the power line (or plane) disturbed.

Using the formula for paralleled wires:

$$L = l \frac{\mu_0}{\pi} \ln \frac{d}{r} \quad (1)$$

where  $d$  is the distance between the wires,  $r$  is the radius of the wires,  $l$  is the length of the wires and  $\mu_0$  is the permeability of medium between wires, one can note that the inductance ( $L$ ) is directly proportional to the distance between the lines as well as the length of the lines. Therefore, by reducing the loop ABCD in Figure 3, we can minimize the inductance and allow the capacitor to do its function more efficiently, and hence keep the noise off the power line (or plane).




Figure 3. Capacitive Storage (Bypass Capacitor)

Several tests were done on an 'ABT541 device to study the behavior of its power line (or plane) as the outputs switch simultaneously. This data is taken at different distances from the power pin (0.3, 1, and 2 inches) using four chip capacitors (0.001, 0.01, 0.1, and 1  $\mu\text{F}$ ), with an input frequency of 33 MHz and all eight outputs switching (worst case). Figure 4 shows the line disturbance increases as the capacitor is moved away from the power pin.





Figure 4.  $V_{CC}$  Line Disturbance vs Cap Size at Different Distances

### Output Load Effect


Capacitive loads combined with increased frequency result in higher transient current and possible  $V_{CC}$  oscillation. If the output load is purely resistive, the increase in frequency does not affect the rising and falling edge of the outputs, therefore not increasing the  $V_{CC}$  line disturbance. Figure 5 shows the power line behavior across frequency while driving a resistive load only, and Figure 6 shows the same plot with an additional 60-pF capacitive load.



Distance From V<sub>CC</sub> Pin = 0.3 Inch,  
V<sub>CC</sub> = 5 V,  
T<sub>A</sub> = 25°C,  
Output Load = 500Ω

█ V<sub>CC</sub> ringing amplitude due to the switching of the device outputs

Figure 5. V<sub>CC</sub> Line Disturbance vs Cap Size With Resistive Load at Different Frequencies



Distance From VCC Pin = 0.3 Inch,  
VCC = 5 V,  
TA = 25°C,  
Output Load = 500Ω

█ VCC ringing amplitude due to the switching of the device outputs

**Figure 6. VCC Line Disturbance vs Cap Size With 60-pF Load at Different Frequencies**

When driving large capacitive loads, more charge will need to be supplied to the output load, resulting in a slower rising or falling edge. However, if the bypass capacitor is not capable of providing the needed charge, power lines (or planes) start to ring and eventually oscillate causing failures across the board. These oscillations can be of a great amplitude, 2 to 3 V p-to-p. Figure 7 shows these oscillations at four different loads (0, 60, 115 and 200 pF) using four different bypass capacitors (0.001, 0.01, 0.1, and 1 μF).






Figure 7. VCC Line Disturbance vs Cap Size at Different Capacitive Loads

### Capacitor Size

How can we choose the right bypass capacitor? The most important parameter is the capability of supplying instantaneous current when it is needed.

There are two ways for calculating the bypass capacitor size for a device:

1. One must know the amount of current needed to switch one output from low to high (I), the number of outputs switching (N), the time required for the capacitor to charge the line ( $\Delta T$ ), and the drop in VCC that can be tolerated ( $\Delta V$ ).

The following equation can be used:

$$C = \frac{I \times N \times \Delta T}{\Delta V} \quad (2)$$


where  $\Delta T$  and  $\Delta V$  can be assumed.

For example, say one has the following parameters:  $\Delta V = 0.1$  V,  $\Delta T = 3$  ns,  $N = 8$ , and  $I$  can be obtained from either Figure 3, for rough estimate or from the plot in Figure 8, assuming 50-MHz frequency. We are going to use the latter parameter for our example,  $I = 44$  mA.

Then the equation is as follows:

$$C = \frac{44 \times 10^{-3} \times 8 \times 3 \times 10^{-9}}{0.1} = 10080 \times 10^{-12} = 0.01 \mu\text{F} \quad (3)$$

- Several of the capacitor manufacturers specify the maximum pulse slew rate. This allows the capacitor's maximum current to be calculated. For example, a 0.1- $\mu\text{F}$  capacitor rated at 50 V/ $\mu\text{s}$  can supply:  $i = Cdv/dt = 0.1 \times 50 = 5$  A. This current is greater than the maximum current ( $I \times N = 44$  mA  $\times$  8 outputs switching = 352 mA) required by the device used in the previous example.



**Figure 8. I<sub>CC</sub> vs Frequency**

## Summary

From what was mentioned previously, one can see how important is the bypassing technique. Bypass capacitors play a major role in achieving reliable systems. The absence of the bypass capacitor can generate false signals and create major problems across the entire board. Figure 1 shows the undesired ringing caused by simultaneously switching the outputs of the 'ABT541. Also, choosing a capacitor with negligible lead inductance can avoid unpredictable behavior at high frequencies. Locating the capacitor closer to the  $V_{CC}$  pin of a device can avoid further complications and eliminate the ringing entirely. Figure 6 shows the  $V_{CC}$  line behavior with the bypass capacitor placed 0.3 inches away from the  $V_{CC}$  pin, whereas Figure 9 shows the same plot with the same load, but the bypass capacitor is located at the pin, one can see the dramatic improvement achieved in the latter case. This technique can also be applied to Texas Instruments *Widebus*<sup>™</sup> family by bypassing all  $V_{CC}$  pins. This was proven to be the most effective method for eliminating the  $V_{CC}$  line ringing. It is always important to minimize the loop between the  $V_{CC}$  pin, the ground, and the bypass capacitor. Finally, choosing the capacitor size by using either method mentioned earlier is highly recommended. If one considers all these issues, a good bypass technique can be achieved.




Figure 9.  $V_{CC}$  Line Disturbance vs Frequency

## References

- [1] Texas Instruments, *Advanced Schottky Family (ALS/AS) Applications*
- [2] Walton, D., *P.C.B. Layout for High-Speed Schottky TTL*

***Family of Curves  
Demonstrating Output Skews  
for Advanced BiCMOS Devices***



### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1994, Texas Instruments Incorporated

## Contents

	<i>Title</i>	<i>Page</i>
<b>Introduction</b> .....		<b>13-67</b>
<b>Skews</b> .....		<b>13-67</b>
<b>Source of Data</b> .....		<b>13-67</b>
<b>Sources of Error in Data</b> .....		<b>13-68</b>
<b>Summary</b> .....		<b>13-68</b>

## List of Illustrations

<i>Figure</i>	<i>Title</i>	<i>Page</i>
1	Skew = $ t_{PLH14} - t_{PLH3} $ .....	13-68
2	'ABT16240 – Single Switching .....	13-69
3	'ABT16240 – Simultaneous Switching .....	13-70
4	'ABT16245 – Single Switching .....	13-71
5	'ABT16952 – Single Switching .....	13-72
6	'ABT16500A – Single Switching .....	13-73
7	'ABT16500A – Simultaneous Switching .....	13-74
8	'ABT244 – Single Switching .....	13-75
9	'ABT244 – Multiple-Output Switching .....	13-76



## Introduction

The data in this paper demonstrates the skew between the outputs of a sample of Texas Instruments Advanced BiCMOS (ABT) devices. This explains which output skew is being examined, where the data for these curves comes from, and how the data is analyzed. Also, some of the errors that may be present in the data are discussed.

## Skews

Skew is a term that is used to define the difference, in time, between two different signal edges. There are several different types of skew currently being used, they are defined in JEDEC 99 clause 2.3.5:

**Output Skew** [ $t_{sk(o)}$ ] – The difference between two concurrent propagation delay times that originate at either a single input or two inputs switching simultaneously and terminating at different outputs.

**Input Skew** [ $t_{sk(i)}$ ] – The difference between two propagation delay times that originate at different inputs and terminate at a single output.

**Pulse Skew** [ $t_{sk(p)}$ ] – The difference between the propagation delay times  $t_{PLH}$  and  $t_{PHL}$  when a single switching input causes one or more outputs to switch.

**Process Skew** [ $t_{sk(pr)}$ ] – The difference between identically specified propagation delay times on any two samples of an IC at identical operating conditions.

**Limit Skew** [ $t_{sk(l)}$ ] – The difference between: 1) The greater of the maximum specified values of  $t_{PLH}$  and  $t_{PHL}$  and 2) The lesser of the minimum specified values of  $t_{PLH}$  and  $t_{PHL}$ .

The skew discussed here is the skew of propagation delays across the outputs of a device. More specifically, it is the difference between the largest value obtained for a propagation delay and the smallest value across all of the outputs. For example, if output 3 has the largest propagation delay  $t_{PLH}$  and output 14 has the smallest, the output skew for this device would be the difference between the propagation delays for output 3 and output 14 (see Figure 1).

The majority of the curves presented in this paper consist of data taken on devices that have one output switching at a time. This produces a skew that should not be confused with the defined data sheet skew  $t_{sk(o)}$ . The data sheet value for  $t_{sk(o)}$  is found by switching all of the outputs simultaneously. Two of the devices examined in this paper ('ABT16240 and 'ABT16500A) include curves which present  $t_{sk(o)}$  data.

## Source of Data

The data used to produce the curves presented in this paper was extracted from the characterization data bases used to set the data sheets for the devices presented. The sample size of the data base is approximately thirty devices for each characterization lot (wafer) used.

The data was sorted so that the maximum skew for each device at a particular  $V_{CC}$  and temperature combination could be determined. Next, the maximum skew values were averaged to produce a data point for each transition. Further statistical analysis of this data was performed to calculate a standard deviation of the maximum skew across the devices. This value was then used to produce a three standard deviations data point for each  $V_{CC}$  and temperature combination. The data is presented as a family of curves across  $V_{CC}$  with each member of the family being an output skew versus temperature curve. The curves for each device are broken out by output transition (i.e.  $t_{PLH}$ ,  $t_{PHL}$ ). Each transition is further separated into a set of curves depicting the average skew across the devices and a set representing the average skew plus three standard deviations.

For those devices ('ABT16952 and 'ABT16500A) that have registers, the data path chosen for each device was the path that put the device in a transparent mode. Also, for the bidirectional devices ('ABT16245, 'ABT16952, and 'ABT16500A), the A-to-B direction was used.






Figure 1. Skew =  $|t_{PLH14} - t_{PLH3}|$

### Sources of Error in Data

The data in this paper was taken on an IMPACT tester, which is a piece of automatic test equipment used to characterize integrated circuits. The tester is offset using a golden unit that has had data taken on a lab bench setup. It is this process of offsetting that is the main source of error in the data.

Briefly, the tester is offset in the following manner: The golden unit has its propagation delay measurements taken at 25°C and 85°C using a pulse generator as the source and an oscilloscope as the measurement unit. The golden unit is then placed on the IMPACT and the data is again taken. The difference between the two values is the offset. The 25°C offsets are used for the data taken at -55°C, -40°C and 25°C, while the 85°C offsets are used at 85°C and 125°C.

Great care is taken during this process to ensure that the induced error is kept to a minimum. For example, the boards are checked before use to ensure the output loads are correct, the oscilloscope is calibrated each day and the input signals are closely monitored to ensure that the intended signal is delivered to the golden unit.

This reduction in error is quite important in this application due to the fact that the average skews for the devices are about 200 ps. A 20-ps error in offsets translates into an approximate error of 10% in the output skew data. However, it can be seen in the curves presented here that the error has been kept to a minimum and that the curves are fairly well behaved.

### Summary

The family of curves presented in Figures 2 through 9 demonstrates that the Texas Instruments Advanced BiCMOS family of devices can be expected to produce an average skew between outputs that remain below 400 ps for devices with single switching outputs. Also, when a device has its outputs switching simultaneously, the average skew across the outputs can be expected to remain below 700 ps.








Figure 2. 'ABT16240 - Single Switching



X - V<sub>CC</sub> = 4.5 V  
 Y - V<sub>CC</sub> = 5 V  
 ± V<sub>CC</sub> = 5.5 V

Figure 3. 'ABT16240 – Simultaneous Switching












Figure 4. 'ABT16245 - Single Switching







X - V<sub>CC</sub> = 4.5 V  
 Y - V<sub>CC</sub> = 5 V  
 ±V<sub>CC</sub> = 5.5 V

Figure 5. 'ABT16952 - Single Switching







X - V<sub>CC</sub> = 4.5 V  
 Y - V<sub>CC</sub> = 5 V  
 ±V<sub>CC</sub> = 5.5 V

Figure 6. 'ABT16500A - Single Switching



X - VCC = 4.5 V  
 Y - VCC = 5 V  
 ± VCC = 5.5 V





Figure 7. 'ABT16500A - Simultaneous Switching



X - V<sub>CC</sub> = 4.5 V  
 Y - V<sub>CC</sub> = 5 V  
 ±V<sub>CC</sub> = 5.5 V

Figure 8. 'ABT244 - Single Switching





X - V<sub>CC</sub> = 4.5 V  
 Y - V<sub>CC</sub> = 5 V  
 ±V<sub>CC</sub> = 5.5 V

Figure 9. 'ABT244 - Multiple-Output Switching

# *Mixing It Up With 3.3 Volts*



## **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Please be aware that TI products are not intended for use in life-support appliances, devices, or systems. Use of TI product in such applications requires the written approval of the appropriate TI officer. Certain applications using semiconductor devices may involve potential risks of personal injury, property damage, or loss of life. In order to minimize these risks, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. Inclusion of TI products in such applications is understood to be fully at the risk of the customer using TI devices or systems.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1993, Texas Instruments Incorporated

Printed in the U.S.A.

## Contents

	<i>Title</i>	<i>Page</i>
<b>Introduction</b> .....		<b>13-81</b>
<b>The Market for Low Voltage</b> .....		<b>13-82</b>
<b>Migration to 3.3 V</b> .....		<b>13-82</b>
<b>Mixed-Mode Operation</b> .....		<b>13-83</b>
<b>LVT Family Characteristics</b> .....		<b>13-84</b>
<b>Bus Hold</b> .....		<b>13-86</b>
<b>Summary</b> .....		<b>13-86</b>

## List of Illustrations

<i>Figure</i>	<i>Title</i>	<i>Page</i>
1	3-V to 5-V Power vs Frequency Comparison .....	13-81
2	Comparison of 3.3-V and 5-V Interfaces .....	13-83
3	Simplified LVT Output Structure .....	13-85
4	ABT vs LVT Output Drive Comparison .....	13-85



## Introduction

The evolution to a 3.3-V supply voltage is being driven by a complex matrix of requirements. Leading the way are the characteristics of advanced semiconductor processing and the need to reduce system power without a corresponding tradeoff in system performance. Reduction of the horizontal and vertical feature sizes of transistors is the most common method of increasing the density of cells that can be contained in an integrated circuit. These feature sizes or geometries are typically represented as minimum process dimensions for advanced products such as dynamic random access memories (DRAMs).

DRAM manufacturers have forecasted that all 64M-bit versions will be developed for operation from a supply voltage of  $3.3 \pm 0.3$  V. For 16M-bit DRAM products there is no such rule of thumb as certain vendors expect to operate from 3.3 V, while others will offer different product versions with differing voltage levels. An approach used by several manufacturers is to provide 5-V power supply operation externally with internal step-down conversion to 3.3 V. For static random access memories (SRAMs), manufacturers have announced that most 16M versions will operate at 3.3 V or lower (down to 2.7 V).

Typical 1M-bit DRAM geometries are on the order of 1.2  $\mu\text{m}$ , and it is not a problem to apply a 5-V power supply to this type of product. However, as the feature sizes of DRAMs shrink, the stresses of 5-V operation can preclude their reliable operation due to high field-effect failures. One such effect is hot-carrier injection which over time increases the transistor's threshold, leading to eventual nonoperation. Another field-effect concern is the breakdown of the transistor's gate oxide causing internal shorts. Therefore, reducing the supply voltage is one way to ensure reliable operation of devices fabricated in state-of-the-art processes.

The reduction of  $V_{CC}$  from 5 V to 3.3 V reduces the power consumed by the device which increases system reliability while reducing costs associated with the removal of the heat. The power consumption of a device is primarily a function of its capacitive load, frequency of operation, and supply voltage. However, capacitive load and frequency have a linear effect on a device's power consumption while supply voltage has a square relationship. Because of this square relationship a small reduction in voltage significantly reduces the power consumed, as illustrated in Figure 1, and is a driving factor towards 3.3-V operation.




Figure 1. 3-V to 5-V Power vs Frequency Comparison

## The Market for Low Voltage

User demand for low-voltage products can be grouped into specific brackets depending on their performance-power priorities. End equipments such as multiuser servers, engineering workstations, high-end desktop PCs, and other high-performance motherboards favor high performance over low power, but are interested in 3.3-V products to reduce or eliminate bulky, noisy cooling fans in the attempt to shrink external case size for better desktop fit. Some end equipments favor low power at the expense of high performance such as battery-powered notebooks and palmtop computers, portable test equipment, and point-of-sale terminals. A few end equipments require equal priority for high performance and low power such as laptop computers, automotive and air/space products.

The universal benefits to users of low-voltage products are higher reliability and lower cost. The higher reliability is relative to standard 5-V solutions and results from lower stress gradients on device junctions and oxides, lower buildup of heat due to lower power consumption, and improved signal integrity from the reduction in ground bounce and signal noise. Lower power consumption usually yields lower costs since power costs money to generate and heat costs money to dissipate. All things considered, it is desirable to use inexpensive plastic packages instead of metal or ceramic to dissipate heat. For battery users, an added benefit of the lower power consumption of low-voltage products is one of increased battery lifetime.

Of all the end-equipment groups which can benefit from the use of low-voltage products, it appears that demand will be initially driven by battery-operated computers. This market segment is defined by notebook and palmtop computers, as well as point-of-sale terminals which are designed to capture data at remote field sites and either store it for downloading later or transmit it real time via an on-board transmitter. The goal for these systems is to have a battery life of 8 to 10 hours, roughly the equivalent of one work day or the time to complete a transcontinental airplane trip.

The unregulated battery market is itself quite varied, however, because different batteries exhibit very different voltage characteristics between fully charged and discharged states. Two AA batteries provide for 3-V supply when charged, decreasing to about 2.7 V after use. Three NiCad batteries provide for a baseline 3.6-V supply fully charged but the spread actually runs from about 3.3 V up to 3.9 V. For now the unregulated battery market demands low-voltage products which are optimized to run from 2.7 V up as high as 3.9 V. Since performance is directly related to supply voltage, it is more important for device optimization to be extended down to 2.7 V, where devices will slow down appreciably.

There are some barriers for low-voltage acceptance in the short term. Specification standardization remains an issue. Also, the access to adequate supplies of 3.3-V devices can be a problem. Generally, DRAM memories are leading the way into 3.3-V operation with SRAM memories close behind. Coupled with the low-voltage microprocessors now available, systems are being implemented with the core components operating at 3.3 V, with volume requirements not beginning until the '94-'95 time frame. Hindering the migration to a full 3.3-V system is the availability of support products such as: disk drives, LCDs, A/D converters, RF transmitters, and EPROMS.

## Migration to 3.3 V

The need to migrate to power supplies with supply voltages less than 3.3 V has been an issue since 1984 when two JEDEC standards were adopted. Standard 8.0 was intended to address both regulated (3-V to 3.6-V) and unregulated (2-V to 3.6-V) battery applications. Standard 8.1 was intended to address higher-performance applications operating from a regulated power supply that could interface to a standard 5-V TTL device as well as a low-voltage device. Essentially Standard 8.0 established regulated low-voltage CMOS (LVCMOS) and unregulated low-voltage battery-operated (LVBO) interfaces, and Standard 8.1 established the low-voltage TTL (LVTTL) interface.

Committee members have since determined that the original two standards are inadequate. Since most systems currently require a TTL interface, Standard 8.1 LVTTL is the most critical one being reviewed now. When ratified, the new LVTTL standard will present methods for interfacing with 5-V systems and contain a provision for battery-operated systems. Until this happens, a generic lack of compatibility will exist between the various 3.3-V and 5-V interfaces.

Existing solutions for 3.3-V operation have historically been 5-V products and processes characterized for 3.3-V operation. A CMOS process is typically chosen because of the scaling effect of the inverter thresholds with respect to the supply voltage. HCMOS and Advanced CMOS devices support both 5-V and 3.3-V operation by this method. One drawback is slower propagation delay when compared to parts specifically designed for 3-V operation. A limitation of many of these devices is their inability to directly interface to a 5-V system when running off a 3.3-V supply, due to diodes from the input and input/output (I/O) pins to  $V_{CC}$ . This limits input voltages to  $V_{CC} + 0.5$  V and limits direct connection to a 5-V system.

### Mixed-Mode Operation

This dilemma of device incompatibility between the large installed base of 5-V systems with the newly emerging 3.3-V systems is a serious industry concern. Mixed-mode operation allows for direct communication between the two systems. Devices which support this mode must be designed for maximum input voltages of 5.5 V without any long-term reliability issues. Another concern is that the output drive must be capable of driving a standard-TTL backplane, while still providing for rail-to-rail switching for compatibility with 3-V CMOS systems.

Figure 2 compares the standard-TTL dc interface levels with two of the emerging low-voltage standards. Low-voltage CMOS (LVCMOS) is a pure CMOS specification that specifies low current rail-to-rail output drive along with input voltage levels,  $V_{IH}$  and  $V_{IL}$ , which are ratios of  $V_{CC}$ . Low-voltage TTL (LVTTTL) utilizes the standard-TTL input levels of 0.8 and 2 V as well as specifying a higher dc output drive than LVCMOS. To ensure interoperability between these three varied standards, a multipurposed low-voltage interface device must meet all of the requirements of the three different specifications.




Figure 2. Comparison of 3.3-V and 5-V Interfaces



## LVT Family Characteristics

To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic parts capable of mixed-mode operation. The LVT series of parts rely on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT devices, and provides the following family characteristics:

5.5-V maximum input voltage

Specified 2.7- to 3.6-V supply voltage

I/O structures that support power-on (live) insertion

Standard TTL output drives of:

$V_{OH} = 2 \text{ V}$  at  $I_{OH} = -32 \text{ mA}$

$V_{OL} = 0.55 \text{ V}$  at  $I_{OL} = 64 \text{ mA}$

Rail-to-rail switching for driving CMOS

Maximum supply currents of:

$I_{CC(L)} = 15 \text{ mA}$

$I_{CC(H)} = 250 \mu\text{A}$

$I_{CC(Z)} = 250 \mu\text{A}$

Propagation delays of:

$t_{pd} < 4.6 \text{ ns}$

$t_{pd} (\text{LE to Q}) < 5.1 \text{ ns}$

$t_{pd} (\text{CLK to Q}) < 6.3 \text{ ns}$

Surface-mount packaging support including fine-pitch packages:

48- and 56-pin SSOP for LVT Widebus™

20- and 24-pin TSSOP for standard LVT

LVT input/output characteristics

Figure 3 shows a simplified LVT output and illustrates the mixed-mode signal drive designed into the output stage. This combination of a high-drive TTL stage along with the rail-to-rail CMOS switching gives the LVT series of product extreme application flexibility. These parts have the same drive characteristics as 5-V ABT devices, as shown in Figure 4, providing the dc drive needed for existing 5-V backplanes and allowing for a simple solution to reduce system power via the migration to 3.3-V operation.

Not only can LVT devices operate as 3-V-to-5-V level translators by supporting input or I/O voltages of 5.5 V with  $V_{CC} = 2.7$  to 3.6 V, the inputs can withstand 5.5 V even when  $V_{CC} = 0 \text{ V}$ . This allows for the devices to be used under partial system power-down applications or when live insertion is required.




Figure 3. Simplified LVT Output Structure




Figure 4. ABT vs LVT Output Drive Comparison

## **Bus Hold**

Many times devices are used in applications that do not provide a pullup or pulldown voltage to the input or I/O pin when the driving device goes into a high-impedance state, as in the case of CMOS buses or nonbused lines. To prevent application problems or oscillations, a large pullup resistor is typically used, but this consumes board area and contributes to driver loading. The LVT series of devices incorporate active circuitry that holds unused or floating inputs or I/Os at a valid logic level. This circuitry provides for a typical holding current,  $\pm 100 \mu\text{A}$ , that is sufficient enough to overcome any CMOS-type leakages. Since this is an active circuit, it does take current, approximately  $\pm 500 \mu\text{A}$ , to toggle the state of the input. This current is negligible when compared to the magnitude of current that is needed to charge a capacitive load, and does not affect the propagation delay of the driving output.

## **Summary**

LVT devices solve the system need for a transparent interface between the low-voltage and 5-V sections by providing for mixed-signal operation. The devices support live insertion or partial-power applications while providing low-input leakage currents. The outputs are capable of driving today's 5-V backplanes with a considerable reduction in the device's power consumption and are packaged in state-of-the-art fine-pitch surface-mount packages.

# ***Low-Cost, Low-Power Level Shifting in Mixed-Voltage Systems***



### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1994, Texas Instruments Incorporated

## Contents

	<i>Title</i>	<i>Page</i>
<b>Introduction</b> .....		<b>13-91</b>
<b>Split-Rail Level Shifters</b> .....		<b>13-91</b>
<b>5-V Tolerant, Pure 3.3-V <math>V_{CC}</math> Level Shifters</b> .....		<b>13-91</b>
<b>The Misconception About <math>\Delta I_{CC}</math></b> .....		<b>13-91</b>
<b>More Savings Are Possible</b> .....		<b>13-94</b>
<b>Summary</b> .....		<b>13-95</b>

## List of Illustrations

<i>Figure</i>	<i>Title</i>	<i>Page</i>
1	Basic Logic Data Transceiver .....	13-91
2	Basic CMOS Input Structure and Typical $\Delta I_{CC}$ Current .....	13-92
3	$\Delta I_{CC}$ of a 16-Bit Device .....	13-93
4	$V_{OH}$ of FCT164245 and LVT16245A .....	13-93
5	Total System Power-Dissipation Impact .....	13-94
6	LVT Bus-Hold Cell .....	13-95



## Introduction

The increasing demand for lower system power consumption has brought many new design challenges. Among them is the problem of safely and efficiently interfacing the various switching levels in today's mixed 3.3-V and 5-V systems while maintaining the lowest possible total system power consumption. Two competing methods of accomplishing this mixed-mode signal translation have emerged:

1. Split-rail or dual 3.3-V and 5-V  $V_{CC}$  devices
2. Completely 5-V tolerant, pure 3.3-V  $V_{CC}$  components

This paper deals with the pros and cons of using both device types and offers additional suggestions for even greater system power savings.

## Split-Rail Level Shifters

Split-rail level shifters are a class of transceiver devices that have both a 5-V and 3.3-V  $V_{CC}$  rail. Products in this class can be used effectively as level shifters and data-path voltage translators, but the following precautions are usually recommended:

1. Dual- $V_{CC}$ -rail devices typically have strict power-sequencing requirements to prevent leakage or damage to the parts if one  $V_{CC}$  rail ramps faster than the other. These stringent requirements are often difficult to meet from a system timing standpoint and offer little flexibility for partial system power down or other advanced power-saving design techniques.
2. Simply having a 5-V  $V_{CC}$  pin does not necessarily ensure that the part will switch all the way to the 5-V rail. Switching all the way to 5 V is one way to reduce the power consumption in 5-V memories or other pure 5-V CMOS circuits that are driven by a level-shifter device. This paper will demonstrate others as well.

The data sheet for the product in question will quickly reveal whether the part drives all the way to the 5-V rail. If the high-output voltage ( $V_{OH}$ ) minimum is about 4.44 V, it does drive to the rail. The 5-V level shifters with TTL-compatible outputs typically drive only to about 3.6 V.


## 5-V Tolerant, Pure 3.3-V $V_{CC}$ Level Shifters

A second class of products created to meet these design challenges offers the same voltage-translation and level-shifting capabilities as the split-rail devices previously mentioned. From a single  $V_{CC}$  source, they avoid the power-sequencing problems of the split rails and are also offered in a number of functions, bit widths, and storage options. The one potential drawback of the single- $V_{CC}$  products is that the outputs do not pull all the way to the 5-V  $V_{CC}$  rail — but is this really a drawback?

## The Misconception About $\Delta I_{CC}$

The component selection of a level shifter impacts two major aspects of total system power dissipation:

1. The impact that the  $V_{OH}$  level of the driving part (A in Figure 1) has on the power dissipation of the receiving device (B in Figure 1), commonly known as  $\Delta I_{CC}$ , and
2. The power of the device itself



NOTE: Unidirectional mode illustrated for simplicity.


Figure 1. Basic Logic Data Transceiver



$\Delta I_{CC}$  is the added power dissipation induced into a TTL-compatible 5-V CMOS device (B in Figure 1) due to the  $V_{OH}$  level of the driving device (A in Figure 1). It is a correct expectation that a TTL-compatible 5-V CMOS product would have higher power dissipation if it were driven by a device with a  $V_{OH}$  of 3.6 V than if that same device were driven by a 5-V  $V_{OH}$  driver.

Figure 2 shows a basic CMOS input structure and the typical  $\Delta I_{CC}$  current associated with switching the device through the input voltage range from zero to  $V_{CC}$ . As expected, the  $\Delta I_{CC}$  current approaches zero at the  $V_{CC}$  and ground rails and peaks in the TTL-threshold region of 1.5 V.

CMOS Input Structure



$\Delta I_{CC}$  for CMOS Input




Figure 2. Basic CMOS Input Structure and Typical  $\Delta I_{CC}$  Current

Figure 3 is a graph of the  $\Delta I_{CC}$  (i.e., additional  $I_{CC}$ ) that is induced into a 16-bit device (all outputs switching) as a function of  $V_{OH}$  and frequency. As illustrated,  $\Delta I_{CC}$  is 2 to 3 mA higher where  $V_{OH}$  is only 3.1 V than for the same device driven to the 5-V rail by a pure 5-V CMOS device. From this, the best possible solution would seem to be to always select a part that switches all the way to the 5-V rail, but this conclusion fails to consider the system power impact of the driving device.




Figure 3.  $\Delta I_{CC}$  of a 16-Bit Device

Figure 4 shows the  $V_{OH}$  of two devices: the FCT164245 split-rail device from Integrated Device Technologies (IDT) and the LVT16245A from Texas Instruments (TI).





Figure 4.  $V_{OH}$  of FCT164245 and LVT16245A

From the discussion above, the induced  $\Delta I_{CC}$  current in a part driven by the LVT part would be expected to be higher than the FCT device. The problem with this conclusion is that  $\Delta I_{CC}$  is only one of the two components of total system power dissipation that selection of a level-shifter device has from a system standpoint.

Figure 5 shows the total power dissipation of the same IDT split-rail device, the TI  $\text{LVT16245A}$ , and the worst case  $\Delta I_{CC}$  ( $V_{OH} = 3.1\text{ V}$ ) graphed on the same vertical scale.



**Figure 5. Total System Power-Dissipation Impact**


As shown in Figure 5, it is apparent that even if a split-rail device pulls all the way to the 5-V rail, which the IDT part does not, the power savings in  $\Delta I_{CC}$  are more than offset by the huge switching currents that the split rail draws from the 5-V rail. The negative implications on heating, reliability, and battery life are obvious.

### More Savings Are Possible

Some systems use a means of power savings known as partial power down. In partial power-down mode, a system basically shuts off the  $V_{CC}$  to some unused circuits during times of inactivity, thus eliminating even low standby currents. All members of TI's low-voltage technology (LVT) product line mentioned previously offer a parametric specification called  $I_{OFF}$  that ensures that the output pins of the parts will remain in a high-impedance state when the supply voltage is at 0 V. This prevents an inactive LVT part from dragging down the bus of an active part in the system and allows the LVT part to become a partition for the partially powered-down unused subsystem. The LVT device still functions as a level shifter and voltage translator when power is restored to the inactive subsystem.

Another aspect of system power dissipation is the use of passive resistor pullups to keep a local bus from floating and causing damage to the devices on the bus. Pullups were sufficient for the older desktop systems where power consumption was not as much of a concern, but pullup resistors in portable equipment can have a serious impact on battery life and this issue must be addressed.

Products like the  $\text{LVT16245A}$  (and others) from TI have a circuit feature called a bus-hold cell (see Figure 6). This cell eliminates these passive pullup components and all of the procurement costs, board space, bus parasitics, and necessary power dissipation associated with them. The bus-hold cell does not load down the bus or add any significant power dissipation to the LVT device.



**Figure 6. LVT Bus-Hold Cell**

### **Summary**

Mixed 3.3-V and 5-V systems can be optimized for low power and low cost by judicious selection of the appropriate voltage-level-shifter component. Split-rail level shifters can affect this voltage translation, but selection of this device is burdened with serious design tradeoffs in power sequencing, partial system power down, and system power dissipation. Further savings in both power and component cost can be realized if the component selected has a bus-hold cell or other means of eliminating passive system components.

The LVT series of 3.3-V logic devices from TI is the optimum choice for both mixed and nonmixed voltage systems. Significant power savings with no inherent power-sequencing problems are realized by using devices operating from a single 3.3-V (2.7 V–3.6 V)  $V_{CC}$ . Voltage translation is achieved with the parts through the on-chip implementation of specialized circuitry and isolation techniques that allow interfaces to up to 7-V dc on inputs, outputs, or I/O terminals. Partial system power down can be facilitated through system partitioning made possible by the LVT  $I_{off}$  specification. The bus-hold cell on the data terminals of the LVT family further reduces system cost and power by eliminating the need for high-power passive components.



# ***Package Thermal Considerations***



### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1994, Texas Instruments Incorporated

## Contents

	<i>Title</i>	<i>Page</i>
<b>Abstract</b> .....		<b>13-101</b>
<b>Introduction</b> .....		<b>13-101</b>
<b>Reliability</b> .....		<b>13-102</b>
<b>Power Consumption</b> .....		<b>13-103</b>
<b>Power Calculations</b> .....		<b>13-104</b>
CMOS .....		13-105
BiCMOS/Bipolar .....		13-105
<b>Thermal-Resistance Values</b> .....		<b>13-106</b>
<b>Summary</b> .....		<b>13-108</b>
<b>References</b> .....		<b>13-108</b>

## List of Illustrations

<i>Figure</i>	<i>Title</i>	<i>Page</i>
1	Advanced Packages .....	13-101
2	I <sub>CC</sub> Versus Frequency (One Switching, Unused Outputs Low) .....	13-103
3	I <sub>CC</sub> Versus Frequency (All Outputs Switching) .....	13-103
4	I <sub>CC</sub> Versus Frequency (All Switching, 50% Duty Cycle Enabled) .....	13-104
5	I <sub>CC</sub> Versus Duty Cycle Enabled (25 MHz) .....	13-104
6	48-Pin SSOP $\Theta_{JA}$ Versus Trace Length .....	13-106
7	48-Pin SSOP $\Theta_{JA}$ Versus Air Flow .....	13-107
8	48/56-Pin SSOP K-Factor Board Modeling .....	13-107





## Abstract

In order to meet current and future system requirements of increasing speed and decreasing size, integrated circuit manufacturers are pushing the edge on existing packaging technology. No longer is a component's performance determined by process technology alone but also by the thermal limitations of its package. As a leader in package technology, Texas Instruments (TI) has introduced a number of fine-pitch packages and is acutely aware of the thermal considerations that must be examined by systems designers. This paper is intended to create awareness and understanding of thermal issues and to explore factors that influence thermal performance.

## Introduction

Thermal awareness became an industry concern when surface-mount (SMT) packages began replacing through-hole (DIP) packages in PCB designs. Circuits operating at the same power enclosed in a smaller package meant higher power. To add to the issue, systems required increased throughput, which resulted in higher frequencies, increasing the power density even further. Not only are these same concerns haunting designers today, they are progressively getting more severe.




Figure 1. Advanced Packages

Figure 1 explains part of the reason for increased attention to thermal issues. As a baseline for comparison, the 24-pin SOIC is shown along with several fine-pitch packages supplied by TI, including the 24-pin SSOP (shrink small outline), 48-pin SSOP, and the 100-pin SQFP (shrink quad flat pack). The 24-pin SSOP (8, 9, and 10 bits) allows for the same circuit functionality of the 24-pin SOIC to be packaged in less than half the area, while the 48-pin SSOP (16, 18, and 20 bits) occupies just slightly more area but has twice the functionality of the 24-pin SOIC. This same phenomena is expanded even further with the 100-pin SQFP (32 and 36 bits), which is the functional equivalent of four 24-pin or two 48-pin devices, with additional board savings over that of the SSOP packages. As the trend in packaging technology continues toward smaller packages, attention must be focused on the thermal issues that are created.

### Reliability

The overriding effect of increased power densities in integrated circuits is a decrease in overall system reliability. A direct relationship exists between junction temperature and reliability.

Table 1 provides an example of a device with an initial junction temperature of 150°C and the calculated failure-rate decrease as the in-use junction temperature is lowered. The data in Table 1 indicates that lower junction temperature results in increased system reliability.

Table 1

TEMPERATURE °C	% FR†
150	96
140	80
130	46
120	11
110	1
100	0.02

† Failure rate at 100,000 hours

A better understanding of the factors that contribute to junction temperature ( $T_J$ ) provides a system designer with more flexibility when attempting to solve thermal issues. Device junction temperature is determined by equation 1:

$$T_J = T_A + [\Theta_{JA} \times P_T] \tag{1}$$

Where:

- $T_J$  = junction (die) temperature (°C)
- $T_A$  = ambient temperature (°C)
- $\Theta_{JA}$  = thermal resistance of the package from the junction to the ambient (°C/W)
- $P_T$  = total power of the device (W)

Junction temperature can be altered by lower chip power consumption, longer trace length, heat sinks, forced airflow, package mold compound, lead-frame size and material, surface area, and die size. Some of these are mechanically inherent to a particular package while others are controlled by the designer and are application specific. To understand which variables can be influenced by practicing good thermal-design techniques requires a more detailed investigation of power considerations as well as thermal-resistance measurements.

## Power Consumption

One way to lower the junction temperature ( $T_j$ ) of a device, thus improving reliability, is to lower the power consumption. A variety of options are available to help achieve this, such as low-power process technologies, reduced output swing, and reduced power-supply voltage. A closer look at the power performance and advantages of several popular logic families will assist the designer when choosing what best fits his/her needs.

The choices available from TI for high-speed bus interfaces range from standard bipolar (F) to advanced CMOS (ACL/ACT) to state-of-the-art BiCMOS (BCT) and advanced BiCMOS (ABT). Figures 2 through 4 show comparisons of current consumption of '244 functions for these technologies across frequency. As expected, the bipolar device consumes more current than the CMOS device at lower frequencies, but as frequency increases, this relationship no longer holds true. In fact, there is a region in the frequency range where the CMOS device consumes more current than the bipolar device. The point where they are equal is referred to as the crossover frequency. The crossover point for ABT and ACT occurs at a low frequency.




Figure 2.  $I_{CC}$  Versus Frequency (One Switching, Unused Outputs Low)




Figure 3.  $I_{CC}$  Versus Frequency (All Outputs Switching)




Figure 4.  $I_{CC}$  Versus Frequency (All Switching, 50% Duty Cycle Enabled)

Typical applications for bus-interface devices require them to be disabled or in the standby mode during certain periods of time, for instance, while other devices access the bus. This can result in a large decrease in current consumption for ABT, BCT, and ACT devices, which have low standby current. These values are given in the data sheets as  $I_{CC}$  for ACT and  $I_{CCZ}$  for ABT (250  $\mu$ A) and BCT ( $\approx$  10 mA). Current-consumption data versus percent duty cycle enabled is shown in Figure 5. The frequency of the data is held constant at 25 MHz and all outputs are switching.




Figure 5.  $I_{CC}$  Versus Duty Cycle Enabled (25 MHz)

The power-consumption data provided is limited to a small range of variations. However, using this data, along with standard formulas, power consumption can be calculated for specific applications.

### Power Calculations

When calculating the total power consumption of a circuit, both the static and the dynamic currents must be taken into account. Both bipolar and BiCMOS devices have varying static-current levels, depending on the state of the output ( $I_{CCL}$ ,  $I_{CCH}$ , or  $I_{CCZ}$ ), while a CMOS device has a single value for  $I_{CC}$ . These values can be found in the individual data sheets. ACT and ABT inputs, when driven at TTL levels, also consume additional current because they may not be driven all the way to  $V_{CC}$  or GND; therefore, the input transistors are not completely turned off. This value is known as  $\Delta I_{CC}$  and is also provided in the data sheet.

Dynamic-power consumption results from charging and discharging of both internal parasitic capacitances as well as external load capacitance. The parameter for ACT and AC devices that accounts for the parasitic capacitances is known as  $C_{pd}$  and is obtained using equation 2 and is found in the datasheet.

$$C_{pd} = [I_{CC} (\text{dynamic}) / (V_{CC} \times f_i)] - C_L \quad (2)$$

Where:

- $f_i$  = input frequency (Hz)
- $V_{CC}$  = supply voltage (V)
- $C_L$  = load capacitance (F)
- $I_{CC}$  = measured value of current into the device

Although a  $C_{pd}$  value is not provided for ABT, BCT, or F devices, the  $I_{CC}$  versus frequency curves display essentially the same information. The slope of the curve provides a value in the form of mA/(Mhz × bit), which when multiplied by the number of outputs switching and the desired frequency, provides the dynamic power dissipated by the device without the load current.

Equations 3 through 7 can be used to calculate total power for CMOS, bipolar, and BiCMOS devices:

$$P_T = P_{S(\text{tatic})} + P_{D(\text{ynamic})} \quad (3)$$

### CMOS

AC (CMOS-level inputs)

$$\begin{aligned} P_S &= V_{CC} \times I_{CC} \\ P_D &= [(C_{pd} + C_L) \times V_{CC}^2 \times f_1] N_{sw} \end{aligned} \quad (4)$$

ACT (TTL-level inputs)

$$\begin{aligned} P_S &= V_{CC} [I_{CC} + (N_{TTL} \times \Delta I_{CC} \times DC_d)] \\ P_D &= [(C_{pd} + C_L) \times V_{CC}^2 \times f_1] N_{sw} \end{aligned} \quad (5)$$

### BiCMOS/Bipolar

$$\begin{aligned} P_S &= V_{CC} [DC_{en}(N_H \times I_{CCH} / N_T + N_L \times I_{CCL} / N_T) \\ &+ (1 - DC_{en}) I_{CCZ}] + (N_{TTL} \times \Delta I_{CC} \times DC_d) \end{aligned} \quad (6)$$

Note:  $\Delta I_{CC} = 0$  for bipolar devices

$$\begin{aligned} P_D &= [DC_{en} \times N_{sw} \times V_{CC} \times f_1 \times (V_{OH} - V_{OL}) \times C_L] \\ &+ [DC_{en} \times N_{sw} \times V_{CC} \times f_2 \times (\text{mA/MHz} \times \text{bit})] \times 10^{-3} \end{aligned} \quad (7)$$

Where:

- $V_{CC}$  = Supply voltage (V)
- $I_{CC}$  = Power supply current (A) (from the data sheet)
- $I_{CCL}$  = Power supply current (A) when outputs are in the low state (from the data sheet)
- $I_{CCH}$  = Power supply current (A) when outputs are in the high state (from the data sheet)
- $I_{CCZ}$  = Power supply current (A) when outputs are in the high-impedance state (from the data sheet)
- $\Delta I_{CC}$  = Power supply current (A) when inputs are at a TTL level (from the data sheet)
- $DC_{en}$  = % duty cycle enabled (50% = 0.5)
- $DC_d$  = % duty cycle of the data (50% = 0.5)
- $N_H$  = Number of outputs in the high state
- $N_L$  = Number of outputs in the low state
- $N_{sw}$  = Total number of outputs switching
- $N_T$  = Total number of outputs
- $f_1$  = Operating frequency (Hz)
- $f_2$  = Operating frequency (MHz)
- $V_{OH}$  = Output voltage (V) in the high state
- $V_{OL}$  = Output voltage (V) in the low state
- $C_L$  = External load capacitance (F)
- mA/(Mhz × bit) = Slope of the  $I_{CC}$  versus frequency curve

## Thermal Resistance Values

Design trends requiring board size reduction have made way for circuit manufacturers to produce fine-pitch packages that appear to threaten the reliability of systems due to further thermal constraints. As a leader in packaging technology, TI has done considerable research into the validity of traditional thermal measurements and data provided by circuit manufacturers.

Unlike data sheet parameters, where the industry has adopted a standard load for measurement (50 pf, 500  $\Omega$ ), the measurement of  $\Theta_{JA}$  has no standard to which all manufacturers comply. The problem facing the designer wishing to make comparisons of thermal data from several manufacturers is that this could be an apples-to-oranges type comparison. As a result, a software package has been developed at TI to allow designers to obtain thermal data based on their specific application.

The validity and usefulness of the traditional approach to presenting  $\Theta_{JA}$  values became a pressing issue when TI and another manufacturer measured an identical package and obtained results that varied by 40%. Extensive research led to the conclusion that the methodology used to measure  $\Theta_{JA}$  did not cause the discrepancy but the physical aspects such as trace length, trace width, number of devices per board, and proximity of the other devices did.

To demonstrate the extreme impact of trace length alone, Figure 6 illustrates the  $\Theta_{JA}$  values for TI's 48-pin shrink small-outline package (SSOP) at 0 LFPM and 250 LFPM with varying trace lengths. The 48-pin SSOP is shown in Figure 1 for a side-by-side comparison with the standard 24-pin SOIC, the 24-pin SSOP, and the 100-pin SQFP. The data in Figure 6 clearly shows the need for more complete thermal data, not simply a single data point.




Figure 6. 48-Pin SSOP  $\Theta_{JA}$  Versus Trace Length

There are other methods to lower the  $\Theta_{JA}$  of a device. Using heat sinks or blowing air across a device certainly improves the ability to remove heat from its surface. Figure 7 provides  $\Theta_{JA}$  data for the 48-pin SSOP with trace lengths of 200 mils and 1 inch while varying the amount of airflow. Although many applications tend to limit the amount of airflow, excellent benefits are possible with increased airflow.





Figure 7. 48-Pin SSOP  $\Theta_{JA}$  Versus Airflow

Several variables that have a direct effect on  $\Theta_{JA}$  values were compared and results are shown in Figure 8. Surprisingly, the major contributing factor is trace length, not airflow. Once again, this validates the need for improvement not necessarily in the test methodology used to calculate  $\Theta_{JA}$  values, but certainly in the way those values are provided.



VARIABLE	RANGE	% CONTRIBUTION
Trace Length	75 mils – 2000 mils	41.4
Airflow	0 LFM – 500 LFM	28.8
Board Extension After Trace	0 mils – 400 mils	6.5
Board Extension After Package End	0 mils – 755 mils	2.6
Trace Thickness	1 oz – 2 oz	2.2
Trace Width	3 mils – 15 mils	2.1
Power	0.5 W – 1.5 W	0.1
Total Interactions Between Factors		16.3

Figure 8. 48-/56-Pin SSOP K-Factor Board Modeling



TI provides  $\Theta_{JA}$  values for a variety of packages (including the SOIC, SSOP, and QSOP) in a user-friendly software package. The program allows designers to specify their conditions, such as trace length, airflow, proximity of other devices, and trace width in order to obtain realistic thermal solutions.

## Summary

How can a system avoid being a reliability nightmare in today's world where:

- Eight-bit devices are being replaced by 16 and 32 bits in a single package, increasing the power.
- Higher operating frequencies add to the increase in power.
- Fine-pitch packages are reducing the amount of available surface area to remove heat from a device.

Semiconductor manufacturers must take the first step and provide realistic and useful thermal information that will provide designers key variables to focus on for thermal management.

## References

### Thermal Software

Contact the factory – (903) 868-7682

### Power Dissipation

Advanced CMOS Logic Designer's Handbook, Texas Instruments Incorporated, 1988

SSOP Designer's Handbook, Texas Instruments Incorporated, 1991

# ***Recent Advancements in Bus-Interface Packaging and Processing***



## **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Please be aware that TI products are not intended for use in life-support appliances, devices, or systems. Use of TI product in such applications requires the written approval of the appropriate TI officer. Certain applications using semiconductor devices may involve potential risks of personal injury, property damage, or loss of life. In order to minimize these risks, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. Inclusion of TI products in such applications is understood to be fully at the risk of the customer using TI devices or systems.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1993, Texas Instruments Incorporated

Printed in the U.S.A.

## Contents

	<i>Title</i>	<i>Page</i>
<b>Introduction</b> .....		<b>13–113</b>
<b>Evolutions in Device Packaging</b> .....		<b>13–113</b>
<b>Thermal Impedances of Fine-Pitch Packages</b> .....		<b>13–115</b>
<b>Evolutions in Device Processing</b> .....		<b>13–116</b>
3.3-V Operation .....		13–117
<b>Advanced Bus-Interface Solutions</b> .....		<b>13–117</b>
Memory-Driver Usages for the SSOP .....		13–117
Bus-Interface Usages for the SSOP .....		13–119
<b>Summary</b> .....		<b>13–120</b>
<b>References</b> .....		<b>13–120</b>

## List of Illustrations

<i>Figure</i>	<i>Title</i>	<i>Page</i>
1	Packaging/Processing Evolution .....	13–113
2	24-Pin Surface-Mount Comparison .....	13–114
3	High Pin-Count Comparison .....	13–114
4	$\Theta_{JA}$ Versus Airflow for 24-Pin Packages .....	13–115
5	$\Theta_{JA}$ Versus Airflow .....	13–115
6	48-Pin SSOP $\Theta_{JA}$ Versus Trace Length .....	13–116
7	Loaded $Z_O$ Versus Distributed Capacitance .....	13–117
8	Typical $t_{pd}$ Versus Capacitive Load .....	13–118
9	Typical $t_{pd}$ Versus Capacitive Load .....	13–118
10	Typical $t_{pd}$ Versus Capacitive Load .....	13–118
11	Typical $\Delta t_{pd}$ Versus Outputs Switching .....	13–119



## Introduction

Over the past several years, the advancements in semiconductor processing have been combined with advanced surface-mount packages to offer solutions to board area concerns, as well as, providing for increased system performance. Figure 1 compares the reduction of the package's lead pitch to that of both CMOS and BiCMOS transistor geometries. This paper will explore the different types of fine pitch logic packages and the bus interface solutions provided when they are combined with sub-micron semiconductor processes.





Figure 1. Packaging/Processing Evolution

## Evolutions in Device Packaging


With the need for increased functionality in less board area has come the consolidation of much of the board's logic into higher complexity devices. In many cases the discrete logic parts that remain, primarily interface/bus drivers, must occupy the board area leftover after the higher level chips, i.e., microprocessor, ASICs, memory, etc., have been laid out. To meet this task the standard small-outline integrated circuit (SOIC) has evolved in two distinct paths. One path reduces the package's area and volume (see Figure 2), and the other increases the bit density of the device (see Figure 3).

One method to increase bit density is to keep the number of pins constant while reducing both the lead pitch and package area. The 20/24 pin SSOPs utilize a 0.65-mm lead pitch to achieve over a 50% reduction in area, compared to their standard SOIC counterparts. The package height is also reduced from 2.65 mm for the SOIC to 2 mm for the 20/24-pin SSOPs. This reduction in volume translates into tighter board to board spacing, allowing for denser memory arrays.

The advent of the Personal Computer Memory Card International Association (PCMCIA) standard has required that the package height be reduced even further, thus spawning the thin small-outline package (TSOP). This package utilizes 0.65-mm lead pitch and has a maximum device height of 1.1 mm. With an area of 59 mm<sup>2</sup>, this package utilizes 86% less volume than the standard 24-pin SOIC, facilitating the use of logic functions on these cards.



**Figure 2. 24-Pin Surface-Mount Comparison**



**Figure 3. High Pin-Count Comparison**

Another way to increase bit density is to reduce the lead pitch of the package. The 48/56-pin shrink small-outline package (SSOP) halves the lead pitch of the SOIC package from 1.27 mm to 0.635 mm, allowing for twice the number of I/O pins in the same board area. The 8-, 9-, and 10-bit functions now become 16-, 18-, and 20-bit parts. The 100-pin shrink quad flat package (SQFP), along with the high-power cavity-SQFP, further reduce the lead pitch to 0.5 mm. These packages double the bit density over the 48-pin SSOP with only a 50% increase in area. Both of these high pin-count packages allow for 32- and 36-bit logic functions, providing for efficient buffering of today's 32- and 64-bit bus widths.

### Thermal Impedances of Fine-Pitch Packages

As package area decreases, which is the case for the 20- and 24-pin SSOP and TSOP, the thermal impedance of the package to the ambient environment ( $\Theta_{JA}$ ) increases. Figure 4 illustrates the fact that this relationship is almost linear, and for a 50% reduction in area,  $\Theta_{JA}$  doubles for the 24-pin SSOP and TSOP. Because of the higher  $\Theta_{JA}$ , additional attention must be given to the power dissipation of the device to insure proper operation.




Figure 4.  $\Theta_{JA}$  Versus Airflow for 24-Pin Packages

A similar power consideration occurs with the high-pin-count packages due to the increased number of bits causing higher power dissipation per package. Figure 5 compares  $\Theta_{JA}$  for the 24-pin SOIC, 48-pin SSOP, 100-pin SQFP, and cavity SQFP. The cavity package mounts the lead frame directly to one of the metal lids of the package. This mounting provides a direct path for the heat to flow from the die to the ambient environment. This package accommodates both cavity up or down assembly allowing for both conduction, into the board, or convection, into the ambient, cooling.




Figure 5.  $\Theta_{JA}$  Versus Airflow



One factor influencing  $\Theta_{JA}$  is the trace length that is connected to the package lead finger. This is because some of the heat is taken out of the package through the lead and dissipated into the board as well as through the package top and into the ambient air. Nonstandard trace length factors have been identified as a major contributing factor in differences between different manufacturer's published thermal values. Figure 6 shows the effect that trace length has on the 48-pin SSOP  $\Theta_{JA}$ .




Figure 6. 48-Pin SSOP  $\Theta_{JA}$  Versus Trace Length

### Evolutions in Device Processing

With the improvements to microprocessor clock rates and memory access times, bus-interface devices have become a larger percentage of the total bus cycle time. To keep pace with the need for faster logic many semiconductor manufactures are utilizing sub-micron BiCMOS processes, utilizing shorter gate lengths and thinner gate oxide for device speed improvements. The reductions in transistor area result in less intrinsic capacitance allowing faster internal gate delays, as well as lowering the output capacitance ( $C_i/o$ ). With a lower  $C_i/o$ , ABT devices minimize their impact to system loading.

In a transmission-line environment, when the driver's edge rate is less than twice the line's propagation delay, distributed output loading has the effect of reducing the characteristic impedance ( $Z_o$ ) of the transmission line. The higher the distributed capacitive load, the lower the apparent impedance, making it harder for the driver to switch the line on the incident wave. This well-known transmission-line loading equation is:

$$Z'_o = \frac{Z_o}{\sqrt{1 + \frac{C_d}{C_o}}} \quad (1)$$

where  $Z_o$  is the line's unloaded characteristic impedance,  $C_o$  is its intrinsic capacitance per unit length, and  $C_d$  is the distributed capacitive load per unit length.

Figure 7 shows how the a device's output capacitance can lower a line's impedance, as in the case of a backplane. If the effects of the other board capacitance contributors – connectors, vias, and trace stubs, are assumed to be constant regardless of the device used, and thus ignored, a comparison of transmission-line loading between different technologies can be made.




Figure 7. Loaded  $Z_o$  Versus Distributed Capacitance

### 3.3-V Operation

As process geometries move towards gate lengths of  $0.5 \mu$  and below, coupled with the desire for lower power consumption, 3.3-V operation becomes necessary. Because the migration to 3.3 V will be gradual, gated by the availability of semiconductor functions, the need for mixed signal-level operation will be critical for bus-interface devices. That is the input and I/O pins will be able to have input voltage levels up to 5.5 V without any conduction paths to  $V_{CC}$ . The outputs should also be capable of driving a standard 5-V backplane, which would translate into drive currents of at least  $-15 \text{ mA}$  of  $I_{OH}$  and  $64 \text{ mA}$  of  $I_{OL}$ .

## Advanced Bus-Interface Solutions

### Memory-Driver Usages for the SSOP

As pointed out previously, any of the SSOPs can be utilized as buffers in high-density memory arrays. In many instances, series-dampening termination is chosen due to its ease of implementation and power savings. Numerous logic devices are available that incorporate the series-dampening resistor on chip, as in the BCT2XXX series of products, simplifying this type of termination. When these parts are packaged in the 20-pin SSOP, as in the 'BCT2240DB, a tremendous board real estate savings is realized over a discrete approach using external resistors and SOIC devices. For PCMCIA cards, the driver must also offer low-power consumption necessary for battery operation. The 'AC11244PW (TSOP package) can be used in these applications due to its low static-power CMOS characteristics.

Many times, when an output switches a large memory array, the capacitive load is localized in close proximity to the driver and can be treated as a simple lumped load. In these instances, it is useful to know how the propagation delay ( $t_{pd}$ ) of the driver changes with the additional capacitive load. The change in the driver's  $t_{pd}$  is due to the interaction of its source impedance,  $R_{on}$ , with the capacitive load,  $C_L$ . Figures 8, 9, and 10 show this phenomena for the 'AC11244, 'BCT2240, 'ABT16244, and 'ABT32245 for both single and multiple-outputs switching.




Figure 8. Typical  $t_{pd}$  Versus Capacitive Load




Figure 9. Typical  $t_{pd}$  Versus Capacitive Load




Figure 10. Typical  $t_{pd}$  Versus Capacitive Load

Figures 8 through 10 illustrate the effect that the output impedance of the driver has over  $t_{pd}$  degradation. Figure 8 shows that even though the 'AC11244 has symmetrical high and low output drive current ratings of 24 mA,  $t_{pHL}$  shows more degradation versus capacitive loading due to the graded turn-on of the output to minimize simultaneous switching noise [ground bounce]. Many advanced CMOS logic devices utilize this graded turn-on, but not without the penalty of slower propagation delays at higher capacitive loads. Figure 9 shows a similar asymmetrical  $t_{pHL}$  performance, but now it is due to the inclusion of a 33- $\Omega$  series output resistor. Contrasting the previous two graphs is Figure 10 that highlights the high-drive capability of the ABT16XXX and ABT32XXX devices, along with the symmetrical  $t_{pd}$  performance that the -32-mA/64-mA outputs deliver.

### Bus-Interface Usages for the SSOP

The gains made by utilizing devices with faster propagation delays can be lost if the propagation delay degrades when multiple outputs on a package are switched simultaneously. This effect is greatly reduced when a device is packaged in the 48-/56-pin SSOP, because this package allows the signal-to-ground ratio of a standard 8-bit function to be improved from 8:1 to 2:1, and the signal-to- $V_{CC}$  ratio to be improved from 8:1 to 4:1. This multiple power-pin system translates into a quieter on-chip power system when multiple outputs switch, resulting in less propagation-delay degradation compared to a standard 8-bit function. The same can be said of the 100-pin SQFP and cavity SQFP that utilizes a 3:1 signal-to-ground ratio. Figure 11 compares the change in  $t_{pd}$  versus the number of outputs switching (in phase) of a typical '244, buffer-type function when packaged in a 48-pin SSOP and 100-pin SQFP to the performance in a 20-pin DIP and SOIC.




Figure 11. Typical  $\Delta t_{pd}$  Versus Outputs Switching

## Summary

The various fine pitch surface-mount packages give the designer a wide range of solutions to today's system area and volume constraints. The high pin-count SSOP and SQFP packages allow bus-interface devices to track the trend of wider data bus widths, while providing superior electrical performance when compared to the standard end-pin product. The cavity SQFP allows for higher power-dissipation applications, allowing the interface device to operate at higher frequencies. The low pin-count SSOPs occupy less volume than other surface-mount devices, facilitating their use in height-critical applications.

## References

### Transmission Lines

*Advanced Schottky Family Applications*, Texas Instruments Incorporated Advanced Schottky Data Book, 1986

*Advanced CMOS Logic Designer's Handbook*, Texas Instruments Incorporated, 1988

### Power Dissipation

*SSOP Designer's Handbook*, Texas Instruments Incorporated, 1991

<b>General Information</b>	<b>1</b>
<b>ABT Octals</b>	<b>2</b>
<b>ABT Widebus™</b>	<b>3</b>
<b>ABTE/ETL Widebus™</b>	<b>4</b>
<b>ABT Widebus+™</b>	<b>5</b>
<b>ABT Memory Drivers</b>	<b>6</b>
<b>Futurebus+/BTL Transceivers</b>	<b>7</b>
<b>IEEE 1149.1 (JTAG) Boundary-Scan Logic</b>	<b>8</b>
<b>LVT Octals</b>	<b>9</b>
<b>LVT Widebus™</b>	<b>10</b>
<b>LVT Memory Drivers</b>	<b>11</b>
<b>GTL Widebus™</b>	<b>12</b>
<b>Application Notes and Articles</b>	<b>13</b>
<b>Characterization Information</b>	<b>14</b>
<b>Mechanical Data</b>	<b>15</b>

# Characterization Information

14

**ABT**  
***Advanced BiCMOS Technology***  
***Characterization Information***





### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

**TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.**

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1994, Texas Instruments Incorporated

## Contents

	<i>Title</i>	<i>Page</i>
<b>Introduction</b> .....		<b>14-7</b>
<b>AC Performance</b> .....		<b>14-7</b>
<b>Power Considerations</b> .....		<b>14-12</b>
<b>Input Characteristics</b> .....		<b>14-13</b>
ABT Input Circuitry .....		14-13
<b>Input Current Loading</b> .....		<b>14-14</b>
<b>Supply Current Change (<math>\Delta I_{CC}</math>)</b> .....		<b>14-15</b>
Proper Termination of Unused Inputs .....		14-16
<b>Output Characteristics</b> .....		<b>14-16</b>
Output Drive .....		14-17
Partial Power Down .....		14-18
<b>Signal Integrity</b> .....		<b>14-19</b>
Simultaneous-Switching Phenomenon .....		14-19
Simultaneous-Switching Solutions .....		14-21
<b>Advanced Packaging</b> .....		<b>14-23</b>

## List of Illustrations

<i>Figure</i>	<i>Title</i>	<i>Page</i>
1	Propagation Delay vs Operating Free-Air Temperature A to Y .....	14-8
2	Propagation Delay vs Number of Outputs Switching .....	14-10
3	Propagation Delay vs Capacitive Load .....	14-11
4	Supply Current vs Frequency .....	14-12
5	Simplified Input Stage of an ABT Circuit .....	14-13
6	Output Voltage vs Input Voltage .....	14-14
7	Input Current vs Input Voltage .....	14-14
8	Supply Current vs Input Voltage .....	14-15
9	Sample Input/Output Model .....	14-16
10	Simplified ABT Output Stage .....	14-17
11	Typical ABT Output Characteristics .....	14-17
12	Reflected Wave Switching .....	14-18
13	Simplified Input Structures for CMOS and ABT Devices .....	14-19
14	Example of Partial System Power Down .....	14-19
15	Simultaneous-Switching Output Model .....	14-19
16	Simultaneous-Switching-Noise Waveform .....	14-20
17	TTL dc Noise Margin .....	14-21
18	ABT646A Simultaneous-Switching Waveform .....	14-22
19	ABT16500A Simultaneous-Switching Waveform .....	14-22
20	24-Pin Surface-Mount Comparison .....	14-23
21	Distributed Pinout of 'ABT16244 .....	14-24

## Appendices

	<i>Title</i>	<i>Page</i>
<b>Appendix A</b>		<b>14-25</b>
	SN54ABT646A, SN74ABT646A	14-27
	Characterization Data	14-35
<b>Appendix B</b>		<b>14-45</b>
	SN54ABT16244, SN74ABT16244A	14-47
	Characterization Data	14-52
<b>Appendix C</b>		<b>14-61</b>
	SN54ABT16500B, SN74ABT16500B	14-63
	Characterization Data	14-71

## Introduction

The purpose of this document is to assist the designers of high-performance digital logic systems in using the advanced BiCMOS technology logic family, referred to as ABT.

Detailed electrical characteristics of these bus interface devices are provided and, if available, tables and graphs have been included that compare specific parameters of the ABT family with those of other logic families.

In addition, typical data is provided to give the hardware designer a better understanding of how the ABT devices operate under various conditions.

The major subject areas covered in the report are as follows:

- AC Performance
- Power Considerations
- Input Characteristics
- Output Characteristics
- Signal Integrity
- Advanced Packaging
- Characterization Information

The characterization information provided is typical data and is not intended to be used as minimum or maximum specifications, unless noted as such.

For more information on Texas Instruments ABT logic products, please contact your local TI field sales office or an authorized distributor, or call Texas Instruments at 1-800-336-5236.

## AC Performance

As microprocessor operating frequencies increase, the period of time allotted for operations, such as memory access or arithmetic functions, decreases. With this in mind, Texas Instruments has developed a new family of bus interface devices – ABT, utilizing advanced BiCMOS technology. The goal of the ABT family of devices is to give system designers one bus interface solution which provides high drive capability, good signal integrity, and propagation delays short enough to appear transparent with respect to overall system performance.


Advances in IC process technology including smaller minimum feature size, tighter metal pitch, and shallower junctions, combine to provide stronger drive strengths and smaller parasitic capacitances. As a result, internal propagation delays have become extremely short. With the advent of the 0.8- $\mu\text{m}$ , EPIC-IIB™ BiCMOS process and new circuit innovations, the ABT family offers typical propagation delays as low as 2-3 ns as shown in Figure 1. Maximum specifications are as low as 3-5 ns depending on the device type.

Figure 2 shows the propagation delay versus change in both temperature and supply voltage for an 'ABT16244A, 'FCT244A, and a 'F244 device. The graphs highlight two important aspects of the new ABT logic family. First, ABT interface devices have extremely short propagation delay times. The figures clearly show the improvement in speed of an ABT device over that of a 74F and 74FCTA device. Second, the variance in speed with respect to both temperature and supply voltage is minimal for ABT. At low temperatures, the increase in CMOS performance compensates for the decrease in bipolar device strength. At high temperatures, the reverse occurs. This complementary performance of both CMOS and bipolar devices on a single chip results in a slope which is virtually flat across the entire temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .


For most applications, the data sheet specifications may not provide all of the information a designer would like to see for a particular device. For instance, a designer might benefit from data such as propagation delay with multiple outputs switching or with various loads. This type of data is extremely difficult to test using automatic test equipment; therefore, it is provided in this document as family characteristics shown in Figure 2 and Figure 3.

In order to get a clear picture of where ABT stands in reference to other logic families, data is shown for a comparable (same function) 74F and 74FCTA device. It is clear that ABT is the designer's best choice for bus-interface applications which require consistent speed performance over various conditions.


# ABT FAMILY CHARACTERISTICS




(a) 'ABT16244A -  $t_{PLH}$



(b) 'ABT16244A -  $t_{PHL}$



(c) 'FCT244A -  $t_{PLH}$




(d) 'FCT244A -  $t_{PHL}$


NOTE: MAX is data sheet specification

Figure 1. Propagation Delay vs Operating Free-Air Temperature A to Y

# ABT FAMILY CHARACTERISTICS



(e) F244 -  $t_{PLH}$




(f) F244 -  $t_{PHL}$


NOTE: MAX is data sheet specification

Figure 1. Propagation Delay vs Operating Free-Air Temperature A to Y (Continued)


# ABT FAMILY CHARACTERISTICS



(a) 'ABT16244A



(b) 'FCT244A



(c) 'F244

Figure 2. Propagation Delay Time vs Number of Outputs Switching

# ABT FAMILY CHARACTERISTICS






Figure 3. Propagation Delay vs Capacitive Load



# ABT FAMILY CHARACTERISTICS

## Power Considerations

With the challenge to make systems more dense while improving performance comes the need to replace power-hungry devices without compromising speed. The ABT family of drivers provides a solution with low CMOS power consumption and high-speed bipolar technology together on a single device.

There are two basic things to consider when calculating power consumption, static (dc) power and dynamic power. Static power is calculated using the value of  $I_{CC}$  as shown in the data sheet. This is a dc value with no load on the outputs. To understand the relationship between pure CMOS, pure bipolar, and advanced BiCMOS for dc power rating, see Table 1 which shows the various data sheet values. The bipolar device shows the highest  $I_{CC}$  values, with little relief regardless of the state of the outputs. This is not the case with ABT octals, which offer the low static power consumption of CMOS while in the high-impedance state, or when the outputs are high ( $I_{CCZ}$ ,  $I_{CCH}$ ).

Table 1. Supply Current

PARAMETER	TEST CONDITIONS	'F244		'FCT244		SN74ABT244	
		MIN	MAX	MIN	MAX	MIN	MAX
$I_{CC}$	$V_{CC} = 5.5 \text{ V}$ , $I_O = 0$ , $V_I = V_{CC}$ or GND	Outputs high		60 mA		250 $\mu\text{A}$	
		Outputs low		90 mA		30 mA	
		Outputs disabled		90 mA		250 $\mu\text{A}$	
	$V_{CC} = \text{maximum}, V \geq V_{CC} - 0.2 \text{ V}, V \leq V_{CC} - 0.2 \text{ V}$				1.5 mA		

Dynamic power involves the charging and discharging of internal capacitances as well as the external load capacitance. It is this dynamic component which makes up the majority of the total power dissipation. Figure 4 shows power as a function of frequency for ABT, FCT and F devices. Although bipolar devices tend to have extremely high static power, there is a point on the frequency curve, commonly referred to as the crossover point, where the CMOS device no longer consumes less power. With ABT devices, the power increase at higher frequencies is less than that of the pure CMOS FCT.




Figure 4. Supply Current vs Frequency

The use of bipolar transistors in the output stage is advantageous in two ways. First, the voltage swing is less than with a CMOS output, reducing the power consumed when charging or discharging the external load. Second, bipolar transistors are capable of turning off more efficiently than CMOS transistors, thus reducing the flow of current from  $V_{CC}$  to GND. Combined, these features allow for better power performance at high frequencies.

## Input Characteristics

ABT bus interface devices are designed to guarantee TTL-compatible input levels switching between 0.8 V and 2 V (typically 1.5 V). Additionally, these inputs are implemented with CMOS circuitry, resulting in high impedance (low leakage) and low capacitance which reduces overall bus loading. This section is an overview of the circuitry utilized for a typical ABT input, the corresponding electrical characteristics, and guidelines for proper termination of unused inputs.

### ABT Input Circuitry

Figure 5 shows a typical ABT input schematic. A pure CMOS-input threshold is normally set at one half of  $V_{CC}$ . In order to shift the threshold voltage to be centered around 1.5 V (see Figure 6), the supply voltage of the input stage is dropped by the diode, D1, and the transistor, Q1. Reducing the voltage at the source of  $Q_p$  enables it to turn off more efficiently when flow is from  $V_{CC}$  to GND ( $\Delta I_{CC}$ ). When the input is in the low state,  $Q_r$  raises the voltage of the source of  $Q_p$  to  $V_{CC}$  to ensure proper operation of the following stage. This feedback circuit provides approximately 100 mV of input hysteresis which increases the noise margin and helps ensure the device will be free from oscillations when operated within specified input ramp rates.




Figure 5. Simplified Input Stage of an ABT Circuit

# ABT FAMILY CHARACTERISTICS




Figure 6. Output Voltage vs Input Voltage

## Input Current Loading

The utilization of submicron (0.8- $\mu\text{m}$ ) CMOS technology for the input stage of ABT devices causes minimal loading of the system bus due to low leakage currents and low capacitance. The small geometries of the EPIC-IIB™ process have resulted in capacitances as low as 3 pF for inputs and 8 pF for  $C_{iO}$  of a transceiver. Figure 7 and Table 2 indicate the low input current performance and specifications. Considering this low capacitance along with the negligible input current, it is clear that systems designers will be able to decrease their overall bus loading.




Figure 7. Input Current vs Input Voltage


**Table 2. Input Current Specifications**

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C		SN54ABT245		SN74ABT245		UNIT
		MIN	TYP	MAX	MIN	MAX	MIN	
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		μA
I <sub>OZH</sub> †	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V			50		50		μA
I <sub>OZL</sub> †	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V			-50		-50		μA

† The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

## Supply Current Change (ΔI<sub>CC</sub>)

Because ABT devices utilize a CMOS-input stage but operate in a TTL-level signal environment, there is a current specification unique to this set of conditions known as ΔI<sub>CC</sub>. Given a CMOS inverter with the input voltage set so that both the p and n channel devices are on, current will flow from V<sub>CC</sub> to GND. This can occur when the input to an ABT device is at a valid high level (>2 V) which will turn on the n-channel, but not high enough to completely turn off the p-channel device. The current which flows under these conditions is specified in the data sheet (ΔI<sub>CC</sub>) and is measured one input at a time with the input voltage set at 3.4 V. Figure 8 shows the change in I<sub>CC</sub> as the input is ramped from 0 V to 5 V. For ABT non-storage devices, a feature is added which turns the input off when the outputs are disabled in order to reduce power consumption (see Table 3 for an example. Refer to individual data sheets for this specification).



**Figure 8. Supply Current vs Input Voltage**

**Table 3. Supply Current Change (ΔI<sub>CC</sub>)**

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C		SN54ABT244		SN74ABT244		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
ΔI <sub>CC</sub> †	V <sub>I</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	Outputs enabled		1.5	1.5	1.5		mA
		Outputs disabled		50	50	50		μA

† This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

# ABT FAMILY CHARACTERISTICS

## Proper Termination of Unused Inputs

With advancements in speed, logic devices have become more sensitive to slow input edge rates. A slow input edge rate, coupled with the noise generated on the power rails when the output switches, can cause excessive output glitching or, in some cases, oscillations. Similar situations can occur if an unused input is left floating or not being actively held at a valid logic level.

These problems are due to voltage transients induced on the device's power system as the output load current ( $I_O$ ) flows through the parasitic lead inductances during switching (see Figure 9). Since the device's internal power-supply nodes are used as voltage references throughout the integrated circuit, the inductive voltage spikes ( $V_{gnd}$ ) affect the way signals appear to the internal gate structures. For instance, as the voltage at the device's ground node rises, the input signal ( $V_i'$ ) will appear to decrease in magnitude. This undesirable phenomena can erroneously change the output's transition if a threshold violation takes place.

In the case of a slowly rising input edge, if the ground movement is large enough, the apparent signal,  $V_i'$ , at the device will appear to be driven back through the threshold and the output will start to switch in the opposite direction. If worst-case conditions prevail (simultaneously switching all of the outputs with large transient load currents) the slow input edge will be repeatedly driven back through the threshold, resulting in output oscillation.

ABT devices are recommended to have input edge rates faster than 5 ns/V for standard parts, and 10 ns/V for the Widebus™ series of products when the outputs are enabled. A critical area for this edge rate is in the transition region between 1 V and 2 V. It is also recommended to hold inputs or I/O pins at a valid logic high or low when they are not being used or when the part driving them is in the high-impedance state.





Figure 9. Sample Input/Output Model

## Output Characteristics

The current trend is consolidation of the functionality of multiple logic devices into complex, high pin-count ASICs and programmables. There are a number of important advantages for utilizing bus-interface devices in standard high-volume packages. These include the need for high drive capability and good signal integrity. The use of bipolar circuitry in the output stage makes it possible to provide these requirements, along with increased speed, using the ABT family.

Figure 10 shows a simplified schematic of an ABT output stage. Data is transmitted to the gate of M1, which acts as a simple current switch. When M1 is turned on, current flows through R1 and M1 to the base of Q4, turning it on and driving the output low. At the same time, the base of Q2 is pulled low, thus turning off the upper output. For a low-to-high transition, the gate of M1 must be driven low, turning M1 off. Current through R1 will charge the base of Q2, pulling it high and turning on the Darlington pair consisting of Q2 and Q3. Meanwhile, with its supply of base drive cut off, Q4 turns off, and the output switches from low to high. R2 is used to limit output current in the high state, and D1 is a blocking diode used to prevent reverse current flow in specific power-down applications.




**Figure 10. Simplified ABT Output Stage**

A clear advantage of using bipolar circuitry in the output stage (as opposed to CMOS) is the reduced voltage swing. This helps to lower ground noise and reduce power consumption. Refer to the sections on Signal Integrity and Power Considerations for further information.

### Output Drive


The  $I_{OH}$  and  $I_{OL}$  curves for a typical ABT output are shown in Figure 11. With a specified  $I_{OL}$  of 64 mA and  $I_{OH}$  of -32 mA, ABT will accommodate many standard backplane specifications. However, these devices are capable of driving well beyond these limits. This is important when considering switching a low-impedance backplane on the incident wave.



**Figure 11. Typical ABT Output Characteristics**

## ABT FAMILY CHARACTERISTICS

Incident-wave switching ensures that for a given transition (either high-to-low or low-to-high) the output will reach a valid  $V_{IH}$  or  $V_{IL}$  level on the initial wave front (i.e., does not require reflections). Figure 12 shows the possible problems a designer might encounter when a device does not switch on the incident wave. A shelf below  $V_{IL(max)}$ , signal A, will cause the propagation delay to slow by the amount of time it takes for the signal to reach the receiver and reflect back. Signal B shows the case where there is a shelf in the threshold region. When this happens the input to the receiver is uncertain and could cause several problems associated with slow input edges, depending on the length of time the shelf remains in this region. A signal as seen in example C will not cause a problem because the shelf does not occur until the necessary  $V_{IH}$  level has been attained.



**Figure 12. Reflected Wave Switching**

Using typical  $V_{OH}$  and  $V_{OL}$  values along with data points from the curves, ABT devices can typically drive lines in the 25- $\Omega$  range on the incident wave.

For a low-to-high transition, ( $I_{OH} = 85 \text{ mA} @ V_{OH} = 2.4 \text{ V}$ )

$$Z_{LH} = \frac{V_{OH(min)} - V_{OL(typ)}}{I_{OH}} = \frac{2.4 \text{ V} - 0.3 \text{ V}}{85 \text{ mA}} = 25 \Omega$$

For a high-to-low transition, ( $I_{OL} = 135 \text{ mA} @ V_{OL} = 0.5 \text{ V}$ )

$$Z_{HL} = \frac{V_{OH(typ)} - V_{OL(max)}}{I_{OL}} = \frac{3.5 \text{ V} - 0.5 \text{ V}}{135 \text{ mA}} = 22 \Omega$$

### Partial Power Down

One application, addressed when designing the ABT family, is partial system power down. When using a standard CMOS device, there is a path from either the input or the output (or both) to  $V_{CC}$ . This prevents partial power down for such applications as *hot-card insertion* without adding current limiting components. This is not the case with ABT as these paths have been eliminated with the use of blocking diodes. Figure 13 shows functionally equivalent schematics of the input structures for CMOS and ABT devices.

Consider the situation shown in Figure 14. The driving device is powered with  $V_{CC} = 5 \text{ V}$  while the receiving device is powered down ( $V_{CC} = 0$ ). If these devices are CMOS, the receiver can be powered up through the diode, D2, when the driver is in a high state. ABT devices do not have a comparable path and are thus immune to this problem, making them more desirable for this application.




Figure 13. Simplified Input Structures for CMOS and ABT Devices




Figure 14. Example of Partial System Power Down

## Signal Integrity

A frequent concern system designers have is the performance degradation of ICs when outputs are switched. Texas Instruments priority when designing the ABT bus interface family is to insure signal integrity and eliminate the need for excess settling time of an output waveform. This section addresses the simultaneous switching performance of both the ABT octals and the Widebus™ functions.

### Simultaneous-Switching Phenomenon

Figure 15 shows a simple model of an output pin, including the associated capacitance of the output load and the inherent inductance of the ground lead. The voltage drop across the GND inductor,  $V_L$ , is determined by the value of the inductance and the rate of change in current across the inductor. When multiple outputs are switched from high to low, the transient current ( $di/dt$ ) through the GND inductor generates a difference in potential on the chip ground with respect to the system ground. This induced GND variation can be observed indirectly as shown in Figure 16. The voltage output low peak ( $V_{OLP}$ ) is measured on one quiet output when all others are switched from high to low.





Figure 15. Simultaneous-Switching Output Model



## ABT FAMILY CHARACTERISTICS




NOTE:  $V_{OLP}$  = Maximum (peak) voltage induced on a quiescent low-level output during switching of other outputs

**Figure 16. Simultaneous-Switching-Noise Waveform**

A similar phenomena occurs with respect to the  $V_{CC}$  plane on a low-to-high transition, known as voltage output high valley ( $V_{OHV}$ ). Most problems are associated with a large  $V_{OLP}$  because the range for a logic 0 is much less than the range for a logic 1, as seen in Figure 17. For a comprehensive discussion of simultaneous switching, see the *Simultaneous Switching Evaluation and Testing* application note or the *Advanced CMOS Logic Designer's Handbook* from Texas Instruments.

The impact of these voltage noise spikes on a system can be extreme. The noise can cause loss of stored data, severe speed degradation, false clocking, and/or reduction in system noise immunity. For an overview of how propagation delay is affected by the switching of multiple outputs, please refer to the AC Performance section of this document.



**Figure 17. TTL dc Noise Margin**

## Simultaneous Switching Solutions

Some methods an IC manufacturer can use to reduce the effects of simultaneous switching include: reducing the inductance of the power pins, adding multiple power pins, and controlling the turn on of the output. These techniques are described in depth in the 1988 Texas Instruments *Advanced CMOS Logic (ACL) Designer's Handbook*.

Octal ABT devices employ the standard end-pin GND and  $V_{CC}$  configuration while maintaining acceptable simultaneous switching performance, as seen in NO TAG. This is due to the TTL-level output swing (0.3–3 V) and a controlled feedback which limits the base drive to the lower output.

The ABT Widebus™ series (16-, 18-, and 20-bit functions) are offered in an SSOP package (see the Packaging section of this document) which was developed by Texas Instruments to save valuable board space and reduce simultaneous switching effects. One might expect an increase in noise with sixteen outputs switching in a single package; however, the simultaneous switching performance is actually improved. There is a GND pin for every two outputs and a  $V_{CC}$  pin for every four. This allows the transient current to be distributed across multiple power pins and decreases the overall  $d_i/d_t$  effect. This results in a typical  $V_{OLP}$  value on the order of 500 mV for the ABT16500, as shown in Figure 19.

# ABT FAMILY CHARACTERISTICS




Figure 18. ABT646A Simultaneous-Switching Waveform





Figure 19. ABT16500A Simultaneous-Switching Waveform

## Advanced Packaging


Along with a strong commitment to provide fast, low- power, high-drive integrated circuits, Texas Instruments is the clear-cut leader in logic packaging advancements. The development of the shrink small- outline package (SSOP) in 1989 provided system designers the opportunity to reduce the amount of board space required for bus interface devices by 50%. Several 24-pin solutions including the familiar SOIC, the SSOP, and the TSOP (thin small-outline package) are shown in Figure 20.



**Figure 20. 24-Pin Surface-Mount Comparison**

The 48/56-pin SSOP packages allow for twice the functionality (16-, 18-, and 20-bit functions) in approximately the same board area as a standard SOIC. This is accomplished by using a 25-mil (0.635 mm) lead pitch, as opposed to 50-mil (1.27 mm) in SOIC. Figure 21 shows a typical pinout structure for the 48-pin SSOP. The flow-through architecture is standard for all Widebus™ devices, making signal routing easier during board layout. Also note the distributed GND and V<sub>CC</sub> pins, which improve simultaneous switching effects as discussed in the Signal Integrity section of this document.

# ABT FAMILY CHARACTERISTICS



**Figure 21. Distributed Pinout of 'ABT16244A**

When using the small pin count SSOPs (8-, 9-, and 10-bit functions) the same functionality will occupy less than half the board area of a SOIC (70 mm<sup>2</sup> vs 165 mm<sup>2</sup>). There is also a height improvement over the SOIC which is beneficial when the spacing between boards is a consideration. For very dense memory arrays the packaging evolution has been taken one step further with the emerging TSOP. The TSOP thickness of 1.1 mm gives a 58% height improvement over the SOIC.

Table 4 provides a quick reference of the mechanical specifications of the various SSOP packages. If more specific information is required see the *SSOP Designer's Handbook* or the application note *Advanced Bus-Interface Solutions Utilizing Fine-Pitch Surface-Mount Packages*.

**Table 4. SSOP Metric Specifications†**

PACKAGE SPECIFICATIONS						PIN SPECIFICATIONS	
PACKAGE TYPE	PINS	INDUSTRY STANDARD	THICKNESS (mm)	BODY WIDTH (mm)	STANDOFF HEIGHT (mm)‡	PIN PITCH (mm)	PIN WIDTH (mm)
SSOP	20	EIAJ	2.00	5.3	0.05	0.650	0.30
SSOP	24	EIAJ	2.00	5.3	0.05	0.650	0.30
SSOP	28	JEDEC	2.59	7.5	0.20	0.635	0.25
SSOP	48	JEDEC	2.59	7.5	0.20	0.635	0.25
SSOP	56	JEDEC	2.59	7.5	0.20	0.635	0.25

† All values are maximum typical values unless otherwise indicated.

‡ Minimum values

**APPENDIX A**  
**'ABT646A**

**A**



# SN54ABT646A, SN74ABT646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS069E - JULY 1991 - REVISED JULY 1994

- State-of-the-Art *EPIC-II B*™ BICMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- High-Drive Outputs (-32-mA  $I_{OH}$ , 64-mA  $I_{OL}$ )
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

## description

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT646A.

Output-enable ( $\overline{OE}$ ) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus will receive data when  $\overline{OE}$  is low. In the isolation mode ( $\overline{OE}$  high), A data may be stored in one register and/or B data may be stored in the other register.


When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ABT646A is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54ABT646A is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT646A is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT646A ... JT PACKAGE  
SN74ABT646A ... DB, DW, OR NT PACKAGE  
(TOP VIEW)



SN54ABT646A ... FK PACKAGE  
(TOP VIEW)



NC - No internal connection

EPIC-II B is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.







POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated



**SN54ABT646A, SN74ABT646A**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS069E - JULY 1991 - REVISED JULY 1994



**Figure 1. Bus-Management Functions**

Pin numbers shown are for the DB, DW, JT, and NT packages.

# SN54ABT646A, SN74ABT646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS


SCBS069E - JULY 1991 - REVISED JULY 1994

**FUNCTION TABLE**

INPUTS						DATA I/Os		OPERATION OR FUNCTION
$\overline{OE}$	DIR	CLKAB	CLKBA	SAB	SBA	A1 THRU A8	B1 THRU B8	
X	X	↑	X	X	X	Input	Unspecified†	Store A, B unspecified†
X	X	X	↑	X	X	Unspecified†	Input	Store B, A unspecified†
H	X	↑	↑	X	X	Input	Input	Store A and B data
H	X	H or L	H or L	X	X	Input disabled	Input disabled	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
L	H	X	X	L	X	Input	Output	Real-time A data to B bus
L	H	H or L	X	H	X	Input	Output	Stored A data to B bus

† The data output functions may be enabled or disabled by various signals at the  $\overline{OE}$  and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.

### logic symbol‡




‡ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and NT packages.

**SN54ABT646A, SN74ABT646A**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS069E - JULY 1991 - REVISED JULY 1994

**logic diagram (positive logic)**



Pin numbers shown are for the DB, DW, JT, and NT packages.

# SN54ABT646A, SN74ABT646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS069E - JULY 1991 - REVISED JULY 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT646A .....	96 mA
SN74ABT646A .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DB package .....	0.65 W
DW package .....	1.7 W
NT package .....	1.3 W
Storage temperature range .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

## recommended operating conditions (see Note 3)

		SN54ABT646A		SN74ABT646A		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		5		5	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.



# SN54ABT646A, SN74ABT646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS069E - JULY 1991 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$T_A = 25^\circ\text{C}$			SN54ABT646A		SN74ABT646A		UNIT	
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX		
$V_{IK}$	$V_{CC} = 4.5\text{ V}$ , $I_I = -18\text{ mA}$			-1.2		-1.2		-1.2	V	
$V_{OH}$	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -3\text{ mA}$		2.5		2.5		2.5		V	
	$V_{CC} = 5\text{ V}$ , $I_{OH} = -3\text{ mA}$		3		3		3			
	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -24\text{ mA}$		2		2		2			
$V_{OL}$	$V_{CC} = 4.5\text{ V}$ , $I_{OL} = 48\text{ mA}$			0.55		0.55			V	
	$V_{CC} = 4.5\text{ V}$ , $I_{OL} = 64\text{ mA}$			0.55*			0.55			
$I_I$	$V_{CC} = 5.5\text{ V}$ , $V_I = V_{CC}$ or GND	Control inputs		$\pm 1$		$\pm 1$		$\pm 1$	$\mu\text{A}$	
		A or B ports		$\pm 100$		$\pm 100$		$\pm 100$		
$I_{OZH}^\ddagger$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.7\text{ V}$			10§		50§		10§	$\mu\text{A}$	
$I_{OZL}^\ddagger$	$V_{CC} = 5.5\text{ V}$ , $V_O = 0.5\text{ V}$			-10§		-50§		-10§	$\mu\text{A}$	
$I_{off}$	$V_{CC} = 0$ , $V_I$ or $V_O \leq 4.5\text{ V}$			$\pm 100$				$\pm 100$	$\mu\text{A}$	
$I_{CEX}$	$V_{CC} = 5.5\text{ V}$ , $V_O = 5.5\text{ V}$	Outputs high		50		50		50	$\mu\text{A}$	
$I_O^\parallel$	$V_{CC} = 5.5\text{ V}$ , $V_O = 2.5\text{ V}$		-50	-100	-180	-50	-180	-50	-180	mA
$I_{CC}$	$V_{CC} = 5.5\text{ V}$ , $V_I = V_{CC}$ or GND	$I_O = 0$ , Outputs high		250		250		250	$\mu\text{A}$	
		Outputs low		30		30		30	mA	
		Outputs disabled		250		250		250	$\mu\text{A}$	
$\Delta I_{CC}^\#$	$V_{CC} = 5.5\text{ V}$ , One input at 3.4 V, Other inputs at $V_{CC}$ or GND			1.5		1.5		1.5	mA	
$C_i$	$V_I = 2.5\text{ V}$ or $0.5\text{ V}$	Control inputs		7					pF	
$C_{iO}$	$V_O = 2.5\text{ V}$ or $0.5\text{ V}$	A or B ports		12					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at  $V_{CC} = 5\text{ V}$ .

‡ The parameters  $I_{OZH}$  and  $I_{OZL}$  include the input leakage current.

§ This data sheet limit may vary among suppliers.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

		$V_{CC} = 5\text{ V}$ , $T_A = 25^\circ\text{C}$		SN54ABT646A		SN74ABT646A		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$f_{clock}$	Clock frequency	0	125	0	125	0	125	MHz
$t_w$	Pulse duration, CLK high or low	4		4		4		ns
$t_{su}$	Setup time, A or B before CLKAB $\uparrow$ or CLKBA $\uparrow$	3		3.5		3		ns
$t_h$	Hold time, A or B after CLKAB $\uparrow$ or CLKBA $\uparrow$	0		1.5		0		ns



**SN54ABT646A, SN74ABT646A**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**

SCBS069E - JULY 1991 - REVISED JULY 1994

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $T_A = 25^\circ$ C			SN54ABT646A		SN74ABT646A		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			125			125		125		MHz
$t_{PLH}$	CLKBA or CLKAB	A or B	2.2	4	5.1	2.2	6.7	2.2	5.6	ns
$t_{PHL}$			1.7	4	5.1	1.2	6.7	1.7	5.6	
$t_{PLH}$	A or B	B or A	1.5	3	4.3	1.5	5	1.5	4.8	ns
$t_{PHL}$			1.5	3.3	4.6	1.5	5.6	1.5	5.4	
$t_{PLH}$	SAB or SBA†	B or A	1.5	4	5.1	1.5	7.8	1.5	6.5	ns
$t_{PHL}$			1.5	3.6	4.9	1.5	6.2	1.5	5.9	
$t_{PZH}$	$\overline{OE}$	A or B	1.5	4.3	5.3	1.5	7	1.5	6.3	ns
$t_{PZL}$			3	5.8	7.4	3	10.5	3	8.8	
$t_{PHZ}$	$\overline{OE}$	A or B	1.5	3.5	4.5	1	7.3	1.5	5	ns
$t_{PLZ}$			1.5	3	4	1.5	5.7	1.5	4.5	
$t_{PZH}$	DIR	A or B	1.5	4.5	5.7	1.5	7.3	1.5	6.7	ns
$t_{PZL}$			2.5	6.5	9	2.5	11	2.5	9.5	
$t_{PHZ}$	DIR	A or B	1.5	3.8	5	1	9	1.5	5.7	ns
$t_{PLZ}$			1.5	3.8	4.7	1.2	6.7	1.5	6	

† These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

**SN54ABT646A, SN74ABT646A**  
**OCTAL BUS TRANSCEIVERS AND REGISTERS**  
**WITH 3-STATE OUTPUTS**


SCBS069E - JULY 1991 - REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




**LOAD CIRCUIT FOR OUTPUTS**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**


- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 2. Load Circuit and Voltage Waveforms**


# CHARACTERIZATION DATA FOR SN54ABT646A AND SN74ABT646A

## Propagation Delay Time vs Temperature


**PROPAGATION DELAY TIME  
LOW-TO-HIGH-LEVEL OUTPUT  
vs  
OPERATING FREE-AIR TEMPERATURE  
A TO B**




**PROPAGATION DELAY TIME  
HIGH-TO-LOW-LEVEL OUTPUT  
vs  
OPERATING FREE-AIR TEMPERATURE  
A TO B**



**PROPAGATION DELAY TIME  
LOW-TO-HIGH-LEVEL OUTPUT  
vs  
OPERATING FREE-AIR TEMPERATURE  
CLKAB to B**





**PROPAGATION DELAY TIME  
HIGH-TO-LOW-LEVEL OUTPUT  
vs  
OPERATING FREE-AIR TEMPERATURE  
CLKAB TO B**









Propagation Delay Time vs Temperature




# CHARACTERIZATION DATA FOR SN54ABT646A AND SN74ABT646A

## Propagation Delay Time vs Temperature




Propagation Delay Time vs Temperature


PROPAGATION DELAY TIME  
ENABLE-TO-HIGH-LEVEL OUTPUT  
vs  
OPERATING FREE-AIR TEMPERATURE  
DIR TO B




PROPAGATION DELAY TIME  
DISABLE-FROM-HIGH-LEVEL OUTPUT  
vs  
OPERATING FREE-AIR TEMPERATURE  
DIR TO B



PROPAGATION DELAY TIME  
ENABLE-TO-LOW-LEVEL OUTPUT  
vs  
OPERATING FREE-AIR TEMPERATURE  
DIR TO B






PROPAGATION DELAY TIME  
DISABLE-FROM-LOW-LEVEL OUTPUT  
vs  
OPERATING FREE-AIR TEMPERATURE  
DIR TO B






# CHARACTERIZATION DATA FOR SN54ABT646A AND SN74ABT646A

## Propagation Delay Time vs Number of Outputs Switching



# CHARACTERIZATION DATA FOR SN54ABT646A AND SN74ABT646A


## Propagation Delay Time vs Load Capacitance




# CHARACTERIZATION DATA FOR SN54ABT646A AND SN74ABT646A

## Propagation Delay Time vs Input Edge


PROPAGATION DELAY TIME  
vs  
INPUT EDGE  
A TO B



PROPAGATION DELAY TIME  
vs  
INPUT EDGE  
A TO B




PROPAGATION DELAY TIME  
vs  
INPUT EDGE  
A TO B




# CHARACTERIZATION DATA FOR SN54ABT646A AND SN74ABT646A

## $V_{OHV}$ and $V_{OLP}$


7 SWITCHING 1 HIGH LH A → B




7 SWITCHING 1 HIGH LH B → A



7 SWITCHING 1 LOW LH A → B



7 SWITCHING 1 LOW LH B → A




$V_{OHV}$  = Minimum (valley) voltage induced on a quiescent high-level output during switching of other outputs.  
 $V_{OLP}$  = Maximum (peak) voltage induced on a quiescent low-level output during switching of other outputs.


# CHARACTERIZATION DATA FOR SN54ABT646A AND SN74ABT646A

## Typical Characteristics

### HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT




### LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT






Supply Current vs Frequency

OUTPUTS ENABLED



OUTPUTS DISABLED



**APPENDIX B**  
**SN54ABT16244, SN74ABT16244A**

**B**



# SN54ABT16244, SN74ABT16244A 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS073E – SEPTEMBER 1991 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus*™ Family
- State-of-the-Art *EPIC-IIB*™ BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 1$  V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs ( $-32\text{-mA } I_{OH}$ ,  $64\text{-mA } I_{OL}$ )
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description


The SN54ABT16244 and SN74ABT16244A are 16-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical  $\overline{OE}$  (active-low output-enable) inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16244A is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16244 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16244A is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT16244...WD PACKAGE  
SN74ABT16244A...DGG OR DL PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each buffer)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated



# SN54ABT16244, SN74ABT16244A

## 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS073E - SEPTEMBER 1991 - REVISED JULY 1994

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16244 .....	96 mA
SN74ABT16244A .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BICMOS Technology Data Book*, literature number SCBD002B.

### recommended operating conditions (see Note 3)

		SN54ABT16244		SN74ABT16244A		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	4.5	5.5	4.5	5.5	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	$V_{CC}$	0	$V_{CC}$	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating inputs must be held high or low.



# SN54ABT16244, SN74ABT16244A

## 16-BIT BUFFERS/DRIVERS

### WITH 3-STATE OUTPUTS

SCBS073E - SEPTEMBER 1991 - REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T <sub>A</sub> = 25°C†			SN54ABT16244		SN74ABT16244A		UNIT	
			MIN	TYP‡	MAX	MIN	MAX	MIN	MAX		
V <sub>IJK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA				-1.2		-1.2		-1.2	V	
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA				2.5			2.5	2.5	V	
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA				3			3	3		
	V <sub>CC</sub> = 4.5 V		I <sub>OH</sub> = -24 mA		2			2			
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V		I <sub>OL</sub> = 48 mA						0.55	V	
			I <sub>OL</sub> = 64 mA						0.55*		
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND				±1			±1	±1	μA	
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.7 V				10§			10	10§	μA	
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0.5 V				-10§			-10	-10§	μA	
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V				±100				±100	μA	
I <sub>CEX</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50			50	50	μA	
I <sub>O</sub> ¶	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V		-50	-100	-180	-50	-180	-50	-180	mA	
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND		Outputs high		3			2	3	mA	
			Outputs low		32			32	32		
			Outputs disabled		3			2	3		
ΔI <sub>CC</sub> #	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND		Data inputs	Outputs enabled		0.05			1.5	0.05	mA
				Outputs disabled		0.05			1	0.05	
			Control inputs			0.05			1.5	0.05	
C <sub>I</sub>	V <sub>I</sub> = 2.5 V or 0.5 V				3					pF	
C <sub>O</sub>	V <sub>O</sub> = 2.5 V or 0.5 V				8					pF	

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† Characteristics for T<sub>A</sub> = 25°C apply to the SN74ABT16244A only.

‡ All typical values are at V<sub>CC</sub> = 5 V.

§ This data sheet limit may vary among suppliers.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C†			SN54ABT16244		SN74ABT16244A		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	Y	1	2.3	3.2	0.7	3.7	1	3.5	ns
t <sub>PHL</sub>			1	2.6	3.7	0.5	4.3	1	4.1	
t <sub>PZH</sub>	OE	Y	1	3	3.8	0.7	5	1	4.8	ns
t <sub>PZL</sub>			1	3.2	4	0.9	5	1	4.8	
t <sub>PHZ</sub>	OE	Y	1	3.6	4.4	1	5	1	4.8	ns
t <sub>PLZ</sub>			1	2.9	3.7	1	4.3	1	4.1	

† Characteristics for T<sub>A</sub> = 25°C apply to the SN74ABT16244A only.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	7 V
tPHZ/tPZH	Open




VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES  
 INVERTING AND NONINVERTING OUTPUTS





VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES  
 LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




Propagation Delay Time vs Temperature




# CHARACTERIZATION DATA FOR SN54ABT16244 AND SN74ABT16244A

## Propagation Delay Time vs Temperature


**PROPAGATION DELAY TIME  
ENABLE-TO-HIGH-LEVEL OUTPUT  
vs  
OPERATING FREE-AIR TEMPERATURE  
OE TO Y**




**PROPAGATION DELAY TIME  
DISABLE-FROM-HIGH-LEVEL OUTPUT  
vs  
OPERATING FREE-AIR TEMPERATURE  
OE TO Y**



**PROPAGATION DELAY TIME  
ENABLE-TO-LOW-LEVEL OUTPUT  
vs  
OPERATING FREE-AIR TEMPERATURE  
OE TO Y**






**PROPAGATION DELAY TIME  
DISABLE-FROM-LOW-LEVEL OUTPUT  
vs  
OPERATING FREE-AIR TEMPERATURE  
OE TO Y**







# CHARACTERIZATION DATA FOR SN54ABT16244 AND SN74ABT16244A

## Propagation Delay Time vs Number of Outputs Switching



# CHARACTERIZATION DATA FOR SN54ABT16244 AND SN74ABT16244A


## Propagation Delay Time vs Load Capacitance




# CHARACTERIZATION DATA FOR SN54ABT16244 AND SN74ABT16244A

## Propagation Delay Time vs Input Edge


PROPAGATION DELAY TIME  
vs  
INPUT EDGE  
A TO Y



PROPAGATION DELAY TIME  
vs  
INPUT EDGE  
 $\overline{\text{OE}}$  TO Y




PROPAGATION DELAY TIME  
vs  
INPUT EDGE  
 $\overline{\text{OE}}$  TO Y




**VOHV and VOLP**

15 SWITCHING 1 HIGH LH A → Y




15 SWITCHING 1 LOW HL A → Y




VOHV = Minimum (valley) voltage induced on a quiescent high-level output during switching of other outputs.  
 VOLP = Maximum (peak) voltage induced on a quiescent low-level output during switching of other outputs.

Typical Characteristics

HIGH-LEVEL OUTPUT VOLTAGE  
vs  
HIGH-LEVEL OUTPUT CURRENT




LOW-LEVEL OUTPUT VOLTAGE  
vs  
LOW-LEVEL OUTPUT CURRENT




Supply Current vs Frequency

OUTPUTS ENABLED



OUTPUTS DISABLED





**CHARACTERIZATION DATA FOR SN54ABT16244 AND SN74ABT16244A**

---

**APPENDIX C**  
**'ABT16500B**

**C**



# SN54ABT16500B, SN74ABT16500B 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS057E – DECEMBER 1990 – REVISED JULY 1994

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art *EPIC-IIB™* BICMOS Design Significantly Reduces Power Dissipation
- *UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

## description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if  $\overline{\text{CLKAB}}$  is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch/flip-flop on the high-to-low transition of  $\overline{\text{CLKAB}}$ . Output-enable OEAB is active-high. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses  $\overline{\text{OEBA}}$ , LEBA, and  $\overline{\text{CLKBA}}$ . The output enables are complementary (OEAB is active high and  $\overline{\text{OEBA}}$  is active low).

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74ABT16500B is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16500B is characterized over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ABT16500B is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ABT16500B . . . WD PACKAGE  
SN74ABT16500B . . . DGG OR DL PACKAGE  
(TOP VIEW)

OEAB	1	56	GND
LEAB	2	55	$\overline{\text{CLKAB}}$
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
$V_{CC}$	7	50	$V_{CC}$
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
$V_{CC}$	22	35	$V_{CC}$
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
$\overline{\text{OEBA}}$	27	30	$\overline{\text{CLKBA}}$
LEBA	28	29	GND

Widebus, EPIC-IIB, and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1994, Texas Instruments Incorporated

**SN54ABT16500B, SN74ABT16500B**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS057E - DECEMBER 1990 - REVISED JULY 1994

**FUNCTION TABLE†**

INPUTS				OUTPUT
OEAB	LEAB	CLKAB	A	B
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↓	L	L
H	L	↓	H	H
H	L	H	X	B <sub>0</sub> ‡
H	L	L	X	B <sub>0</sub> §

† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established.


§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.



**SN54ABT16500B, SN74ABT16500B**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS057E - DECEMBER 1990 - REVISED JULY 1994

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN54ABT16500B, SN74ABT16500B 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS057E - DECEMBER 1990 - REVISED JULY 1994

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 7 V
Input voltage range, $V_I$ (except I/O ports) (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ .....	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ : SN54ABT16500B .....	96 mA
SN74ABT16500B .....	128 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

**SN54ABT16500B, SN74ABT16500B**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS057E – DECEMBER 1990 – REVISED JULY 1994

**recommended operating conditions (see Note 3)**

		SN54ABT16500B		SN74ABT16500B		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-24		-32	mA
I <sub>OL</sub>	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled			10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate			200	200	μs/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



# SN54ABT16500B, SN74ABT16500B 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS057E – DECEMBER 1990 – REVISED JULY 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54ABT16500B		SN74ABT16500B		UNIT
		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		V
	V <sub>CC</sub> = 5 V, I <sub>OH</sub> = -3 mA	3			3		3		
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2			
I <sub>OH</sub> = -32 mA		2*					2		
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA		0.55		0.55			V
		I <sub>OL</sub> = 64 mA		0.55*			0.55		
I <sub>off</sub>	V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> ≤ 4.5 V			±100				±100	μA
I <sub>CEX</sub>	Outputs high V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V			50		50		50	μA
I <sub>I</sub>	Control inputs V <sub>CC</sub> = 0 to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μA
	A or B ports V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>I</sub> = V <sub>CC</sub> or GND			±20		±20		±20	
I <sub>O‡</sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
I <sub>OZPU</sub>	V <sub>CC</sub> = 0 to 2.1 V, V <sub>O</sub> = 0.5 to 2.7 V, OE or OE = X			±50		±50		±50	μA
I <sub>OZPD</sub>	V <sub>CC</sub> = 2.1 V to 0, V <sub>O</sub> = 0.5 to 2.7 V, OE or OE = X			±50		±50		±50	μA
I <sub>OZH</sub> §	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 2.7 V, OE ≥ 2 V, OE ≤ 0.8 V¶			10		10		10	μA
I <sub>OZL</sub> §	V <sub>CC</sub> = 2.1 V to 5.5 V, V <sub>O</sub> = 0.5 V, OE ≥ 2 V, OE ≤ 0.8 V¶			-10		-10		-10	μA
I <sub>CC</sub>	A or B ports V <sub>CC</sub> = 5.5 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high		3		3		3	mA
		Outputs low		36		36		36	
		Outputs disabled		3		3		3	
ΔI <sub>CC</sub> #	V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND			50		50		50	μA
C <sub>I</sub>	Control inputs V <sub>I</sub> = 2.5 V or 0.5 V			3					pF
C <sub>IO</sub>	A or B ports V <sub>O</sub> = 2.5 V or 0.5 V			9					pF

\* On products compliant to MIL-STD-883, Class B, this parameter does not apply.

† All typical values are at V<sub>CC</sub> = 5 V.

‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

¶ For V<sub>CC</sub> between 2.1 V and 4 V, OE should be less than or equal to 0.5 V to ensure a low state.

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54ABT16500B, SN74ABT16500B**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS057E – DECEMBER 1990 – REVISED JULY 1994

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)**

			SN54ABT16500B		SN74ABT16500B		UNIT	
			MIN	MAX	MIN	MAX		
$f_{\text{clock}}$	Clock frequency		0	150	0	150	MHz	
$t_w^\dagger$	Pulse duration	LEAB or LEBA high	2.5		2.5		ns	
		CLKAB or CLKBA high or low	3		3			
$t_{\text{su}}$	Setup time	A before CLKAB↓	3		3		ns	
		B before CLKBA↓	3		3			
		A before LEAB↓ or B before LEBA↓	CLK high			1		
			CLK low	2.5		2.5		
$t_h$	Hold time	A after CLKAB↓ or B after CLKBA↓	0		0		ns	
		A after LEAB↓ or B after LEBA↓	2		2			

† This parameter is specified by design but not tested.

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5V$ , $T_A = 25^\circ C$			SN54ABT16500B		SN74ABT16500B		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{\text{max}}$			150	200		150		150		MHz
$t_{\text{PLH}}$	A or B	B or A	1	2.5	3.6	1	4.2	1	4	ns
$t_{\text{PHL}}$			1	3.2	4.5	1	5.4	1	4.9	
$t_{\text{PLH}}$	LEAB or LEBA	B or A	1	3.2	4.5	1	5.6	1	5	ns
$t_{\text{PHL}}$			1	3.4	4.5	1	5.4	1	5	
$t_{\text{PLH}}$	CLKAB or CLKBA	B or A	1	3.5	4.7	1	5.4	1	5.3	ns
$t_{\text{PHL}}$			1	3.5	4.7	1	5.4	1	5.3	
$t_{\text{PZH}}$	OEAB or OEBA	B or A	1	3.4	4.6		5.3	1	5.1	ns
$t_{\text{PZL}}$			1.5	3.8	4.7	1.5	5.6	1.5	5.4	
$t_{\text{PHZ}}$	OEAB or OEBA	B or A	1.5	4.5	5.7	1.5	6.9	1.5	6.5	ns
$t_{\text{PLZ}}$			1.4	3.4	4.7	1.4	5.8	1.4	5.4	


PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



**SN54ABT16500B, SN74ABT16500B**  
**18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**


SCBS057E – DECEMBER 1990 – REVISED JULY 1994

**PARAMETER MEASUREMENT INFORMATION**




TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	7 V
$t_{PHZ}/t_{PZH}$	Open


**LOAD CIRCUIT FOR OUTPUTS**




**VOLTAGE WAVEFORMS**  
**PULSE DURATION**



**VOLTAGE WAVEFORMS**  
**SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**  
**INVERTING AND NONINVERTING OUTPUTS**







**VOLTAGE WAVEFORMS**  
**ENABLE AND DISABLE TIMES**  
**LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 D. The outputs are measured one at a time with one transition per measurement.



**Figure 1. Load Circuit and Voltage Waveforms**







Propagation Delay Time vs Temperature



Propagation Delay Time vs Temperature






Propagation Delay Time vs Temperature






# CHARACTERIZATION DATA FOR SN54ABT16500B AND SN74ABT16500B

## Propagation Delay Time vs Number of Outputs Switching



# CHARACTERIZATION DATA FOR SN54ABT16500B AND SN74ABT16500B

## Propagation Delay Time vs Load Capacitance







# CHARACTERIZATION DATA FOR SN54ABT16500B AND SN74ABT16500B

## Propagation Delay Time vs Input Edge


PROPAGATION DELAY TIME  
vs  
INPUT EDGE  
A TO B





PROPAGATION DELAY TIME  
vs  
INPUT EDGE  
LEAB TO B



PROPAGATION DELAY TIME  
vs  
INPUT EDGE  
CLKAB TO B




Propagation Delay Time vs Input Edge




VOHV and VOLP

17 SWITCHING 1 HIGH LH B → A




17 SWITCHING 1 LOW HL B → A




VOHV = Minimum (valley) voltage induced on a quiescent high-level output during switching of other outputs.  
VOLP = Maximum (peak) voltage induced on a quiescent low-level output during switching of other outputs.

Typical Characteristics

HIGH-LEVEL OUTPUT VOLTAGE  
vs  
HIGH-LEVEL OUTPUT CURRENT




LOW-LEVEL OUTPUT VOLTAGE  
vs  
LOW-LEVEL OUTPUT CURRENT



# CHARACTERIZATION DATA FOR SN54ABT16500B AND SN74ABT16500B



## Supply Current vs Frequency



NOTE: Characteristics for latch mode are similar to those when in clock mode.

# CHARACTERIZATION DATA FOR SN54ABT16500B AND SN74ABT16500B

## Supply Current vs Frequency



NOTE: Characteristics for latch mode are similar to those when in clock mode.



<b>General Information</b>	<b>1</b>
<b>ABT Octals</b>	<b>2</b>
<b>ABT Widebus™</b>	<b>3</b>
<b>ABTE/ETL Widebus™</b>	<b>4</b>
<b>ABT Widebus+™</b>	<b>5</b>
<b>ABT Memory Drivers</b>	<b>6</b>
<b>Futurebus+/BTL Transceivers</b>	<b>7</b>
<b>IEEE 1149.1 (JTAG) Boundary-Scan Logic</b>	<b>8</b>
<b>LVT Octals</b>	<b>9</b>
<b>LVT Widebus™</b>	<b>10</b>
<b>LVT Memory Drivers</b>	<b>11</b>
<b>GTL Widebus™</b>	<b>12</b>
<b>Application Notes and Articles</b>	<b>13</b>
<b>Characterization Information</b>	<b>14</b>
<b>Mechanical Data</b>	<b>15</b>



# Contents

	Page
<b>Ordering Instructions</b> .....	<b>15-3</b>
<b>Mechanical Data</b> .....	<b>15-5</b>
D (R-PDSO-G**) .....	15-5
DB (R-PDSO-G**) .....	15-6
DGG (R-PDSO-G**) .....	15-7
DL (R-PDSO-G**) .....	15-8
DW (R-PDSO-G**) .....	15-9
FK (S-CQCC-N**) .....	15-10
HQA (S-GQFP-F100) .....	15-11
J (R-GDIP-T**) .....	15-12
JT (R-GDIP-T**) .....	15-13
N (R-PDIP-T**) .....	15-14
NT (R-PDIP-T**) .....	15-15
PCA (S-PQFP-G100) .....	15-16
PN (S-PQFP-G80) .....	15-17
PW (R-PDSO-G**) .....	15-18
PZ (S-PQFP-G100) .....	15-19
RC (S-PQFP-G52) .....	15-20
W (R-GDFP-F14) .....	15-21
W (R-GDFP-F16) .....	15-22
W (R-GDFP-F20) .....	15-23
W (R-GDFP-F24) .....	15-24
WD (R-GDFP-F**) .....	15-25

# ORDERING INSTRUCTIONS

Electrical characteristics presented in this data book, unless otherwise noted, apply for the circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this catalog should include a four-part type number as explained in the following example.

EXAMPLE: SN 74ABT16500B DGG R

## Prefix

MUST CONTAIN TWO TO THREE LETTERS

- SN = Standard prefix
- SNJ = MIL-STD-883 processed and screened per JEDEC Standard 101

## Unique Circuit Description

MUST CONTAIN EIGHT TO ELEVEN CHARACTERS

- Examples: 74ABT240  
74ABT25244  
74ABT16500B

## Package

MUST CONTAIN ONE TO THREE LETTERS

- D, DW = plastic small-outline package
  - DB, DL = plastic shrink small-outline package
  - DGG, PW = plastic thin shrink small-outline package
  - FK = leadless ceramic chip carrier
  - HQA = ceramic quad flat package
  - J, JT = ceramic dual-in-line package
  - N, NT = plastic dual-in-line package
  - PCA, PN, PZ = plastic thin quad flat package
  - RC = plastic quad flat package
  - W, WD = ceramic flat package
- (from pin-connection diagram on individual data sheet)

## Tape and Reel Packaging

Valid for surface-mount packages only. All orders for tape and reel must be for whole reels.

MUST CONTAIN ONE OR TWO LETTERS


- LE = Left embossed tape and reel (required for DB and PW packages)
- R = Standard tape and reel (required for DGG; optional for D, DW, and DL packages)



D (R-PDSO-G\*\*)

PLASTIC NARROW-BODY SMALL-OUTLINE PACKAGE

16 PIN SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion.  
 D. Mold protrusion shall not exceed 0.006 (0,15).

# MECHANICAL DATA

DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

16 PIN SHOWN




- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

DGG (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

48 PIN SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions include mold flash or protrusion.


4040078/B - 10/94

# MECHANICAL DATA

DL (R-PDSO-G\*\*)

PLASTIC SHRINK SMALL-OUTLINE PACKAGE

48 PIN SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).  
 D. Foot length is measured from lead top to point 0.010 (0,254) above seating plane.

DW (R-PDSO-G\*\*)

PLASTIC WIDE-BODY SMALL-OUTLINE PACKAGE

20 PIN SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).




# MECHANICAL DATA

FK (S-CQCC-N\*\*)

LEADLESS CERAMIC CHIP CARRIER PACKAGE


28 TERMINAL SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Three-layer ceramic base with a metal lid and braze seal.  
 D. FK package terminal assignments conform to JEDEC Standards 1, 2, and 11.  
 E. The packages are intended for surface mounting on solder lands on 0.050 (1,27) centers.

HQA (S-GQFP-F100)

CERAMIC QUAD FLATPACK




- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. 0.05 inch lead spacing configured with straight leads for surface mounting capability.

# MECHANICAL DATA

J (R-GDIP-T\*\*)

CERAMIC DUAL-IN-LINE PACKAGE

14 PIN SHOWN




4040083/A-10/93

- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. This dimension does not apply for solder-dipped leads.  
 D. For solder dipped leads, dipping area of the leads extends from the lead tip to at least 0.020 (0,51) above seating plane.

JT (R-GDIP-T\*\*)

CERAMIC DUAL-IN-LINE PACKAGE

24 PIN SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. This package is glass sealed.


4040110/A-10/93

# MECHANICAL DATA

N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PIN SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Each lead centerline is located within 0.010 (0,254) of its true longitudinal position.



NT (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

24 PIN SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Each lead centerline is located within 0.010 (0,254) of its true longitudinal position.

# MECHANICAL DATA

PCA (S-PQFP-G100)


PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion. Allowable protrusion is 0,25mm maximum per side.  
 D. Thermally enhanced molded plastic package (HSP).

PN (S-PQFP-G80)

PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MO-136




# MECHANICAL DATA

PW (R-PDSO-G\*\*)

PLASTIC THIN SHRINK SMALL-OUTLINE PACKAGE


8 PIN SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

PZ (S-PQFP-G100)

PLASTIC QUAD FLATPACK




- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MO-136

# MECHANICAL DATA

RC (S-PQFP-G52)


PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MO-108

W (R-GDFP-F14)

CERAMIC FLATPACK




- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. This package can be hermetically sealed with a ceramic lid using glass frit.  
 D. Index point is provided on cap for terminal identification only.

# MECHANICAL DATA

W (R-GDFP-F16)

CERAMIC FLATPACK




- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. This package can be hermetically sealed with a ceramic lid using glass frit.  
 D. Index point is provided on cap for terminal identification only.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

W (R-GDFP-F20)

CERAMIC FLATPACK




- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. This package can be hermetically sealed with a ceramic lid using glass frit.  
 D. Index point is provided on cap for terminal identification only.

# MECHANICAL DATA

W (R-GDFP-F24)

CERAMIC FLATPACK



- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package can be hermetically sealed with a ceramic lid using glass frit.
  - Fall within JEDEC MO-019AA
  - Index point is provided on cap for terminal identification only.
  - Not applicable for solder-dipped leads. When solder-dipped leads are specified, dipped area extends from lead tip to within 0.050 (1,27) of the package body.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

WD (R-GDFP-F\*\*)

CERAMIC FLATPACK

48 PIN SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. This package can be hermetically sealed with a ceramic lid using glass frit.





## NOTES

---

# TI Worldwide Sales Offices

**ALABAMA:** Huntsville: 4970 Corporate Drive, NW Suite 125H, Huntsville, AL 35805-6230, (205) 430-0114.

**ARIZONA:** Phoenix: 2525 E. Camelback, Suite 500, Phoenix, AZ 85016, (602) 224-7800.

**CALIFORNIA:** Irvine: 1920 Main Street, Suite 900, Irvine, CA 92714, (714) 660-1200;

**San Diego:** 5625 Ruffin Road, Suite 100, San Diego, CA 92123, (619) 278-9600;

**San Jose:** 2825 North First Street, Suite 200, San Jose, CA 95134, (408) 894-9000;

**Woodland Hills:** 21550 Oxnard Street, Suite 700, Woodland Hills, CA 91367, (818) 704-8100.

**COLORADO:** Aurora: 1400 S. Potomac Street, Suite 101, Aurora, CO 80012, (303) 368-8000.

**CONNECTICUT:** Wallingford: 1062 Barnes Industrial Park Road, Suite 303, Wallingford, CT 06492, (203) 265-3807.

**FLORIDA:** Orlando: 370 S. North Lake Boulevard, Suite 1008, Altamonte Springs, FL 32701, (407) 260-2116;

**Fort Lauderdale:** Hillsboro Center, Suite 110, 600 W. Hillsboro Boulevard, Deerfield Beach, FL 33441, (305) 425-7820; **Tampa:** 4803 George Road, Suite 390, Tampa, FL 33634-6234, (813) 882-0017.

**GEORGIA:** Atlanta: 5515 Spalding Drive, Norcross, GA 30092-2560, (404) 662-7967.

**ILLINOIS:** Arlington Heights: 515 West Algonquin, Arlington Heights, IL 60005, (708) 640-2925.

**INDIANA:** Indianapolis: 550 Congressional Drive, Suite 100, Carmel, IN 46032, (317) 573-6400;

**Fort Wayne:** 103 Airport North Office Park, Fort Wayne, IN 46825, (219) 489-3860.

**KANSAS:** Kansas City: 7300 College Boulevard, Lighton Plaza, Suite 150, Overland Park, KS 66210, (913) 451-4511.

**MARYLAND:** Columbia: 8815 Centre Park Drive, Suite 100, Columbia, MD 21045, (410) 964-2003.

**MASSACHUSETTS:** Boston: Bay Colony Corporate Center, 950 Winter Street, Suite 2800, Waltham, MA 02154, (617) 895-9100.

**MICHIGAN:** Detroit: 33737 W. 12 Mile Road, Farmington Hills, MI 48331, (313) 553-1500.

**MINNESOTA:** Minneapolis: 11000 W. 78th Street, Suite 100, Eden Prairie, MN 55344, (612) 828-9300.

**NEW JERSEY:** Edison: 399 Thornall Street, Edison, NJ 08837-2236, (908) 906-0033.

**NEW MEXICO:** Albuquerque: 3916 Juan Tabo Place NE, Suite 22, Albuquerque, NM 87111, (505) 345-2555.

**NEW YORK:** East Syracuse: 5015 Campuswood Drive, East Syracuse, NY 13057, (315) 463-9291;

**Poughkeepsie:** 300 Westage Business Center, Suite 250, Fishkill, NY 12524, (914) 897-2900;

**Long Island:** 48 South Service Road, Suite 100, Melville, NY 11747, (516) 454-6601;

**Rochester:** 2851 Clover Street, Pittsford, NY 14534, (716) 385-6700.

**NORTH CAROLINA:** Charlotte: 8 Woodlawn Green, Suite 100, Charlotte, NC 28217, (704) 522-5487; **Raleigh:** Highwoods Tower 1, 3200 Beach Leaf Court, Suite 206, Raleigh, NC 27604, (919) 876-2725.

**OHIO:** Cleveland: 23775 Commerce Park Road, Beachwood, OH 44122-5875, (216) 765-7528;

**Dayton:** 4035 Colonel Glenn Highway, Suite 310, Beavercreek, OH 45431-1601, (513) 427-6200.

**OREGON:** Portland: 6700 S.W. 105th Street, Suite 110, Beaverton, OR 97005, (503) 643-8758.

**PENNSYLVANIA:** Philadelphia: 600 W. Germantown Pike, Suite 200, Plymouth Meeting, PA 19462, (215) 825-9500.

**PUERTO RICO:** Hato Rey: 615 Mercantil Plaza Building, Suite 505, Hato Rey, PR 00919, (809) 753-8700.

**TEXAS:** Austin: 12501 Research Boulevard, Austin, TX 78759, (512) 250-8769;

**Dallas:** 7839 Churchill Way, Dallas, TX 75251, (214) 917-1264; **Houston:** 9301 Southwest Freeway, Commerce Park, Suite 360, Houston, TX 77074, (713) 778-6592;

**Midland:** FM 1788 & I-20, Midland, TX 79711-0448, (915) 561-7137.

**UTAH:** Salt Lake City: 2180 South 1300 East, Suite 335, Salt Lake City, UT 54106, (801) 466-8973.

**WISCONSIN:** Milwaukee: 20825 Swenson Drive, Suite 900, Waukesha WI 53186, (414) 798-1001.

**CANADA:** Ottawa: 303 Moodie Drive, Suite 1200, Mallorn Centre, Nepean, Ontario, Canada K2H 9R4, (613) 726-3201; **Toronto:** 280 Centre Street East, Richmond Hill, Ontario, Canada L4C 1B1, (416) 884-9181; **Montreal:** 9480 Trans Canada Highway, St. Laurent, Quebec, Canada H4S 1R7, (514) 335-8392.

**MEXICO:** Texas Instruments de Mexico S.A. de C.V., Xola 613, Modulo 1-2, Colina del Valle, 03100 Mexico, D.F., 5-639-9740.

**AUSTRALIA (& NEW ZEALAND):** Texas Instruments Australia Ltd., 6-10 Talavera Road, North Ryde (Sydney), New South Wales, Australia 2113, 2-878-9000; 14th Floor, 380 Street, Kilda Road, Melbourne, Victoria, Australia 3000, 3-696-1211.

**BELGIUM:** Texas Instruments Belgium S.A./N.V., Avenue Jules Bordetlaan 11, 1140 Brussels, Belgium, (02) 242 30 80.

**BRAZIL:** Texas Instrumentos Electronicos do Brasil Ltda., Av. Eng. Luiz Carlos Berrini, 1461, 11 andar, 04571-903, Sao Paulo, SP, Brazil, 11-535-5133.

**DENMARK:** Texas Instruments A/S, Borupvang 2D, 2750 Ballerup, Denmark, (44) 68 74 00.

**FINLAND:** Texas Instruments OY, Tekniikantie 12, 02150 Espoo, Finland, (0) 43 54 20 33.

**FRANCE:** Texas Instruments France, 8-10 Avenue Morane-Saulnier, B.P. 67, 78141 Velizy-Villacoublay Cedex, France, (1) 30 70 10 01.

**GERMANY:** Texas Instruments Deutschland GmbH, Haggertystraße 1, 85356 Freising, Germany, (08161) 80-0; Kirchhorster Straße 2, 30659 Hannover, Germany, (0511) 90 49 60; Maybachstraße 11, 73760 Östfildern, Germany, (0711) 34 03 0.

**HONG KONG:** Texas Instruments Hong Kong Ltd., 8th Floor, World Shipping Centre, 7 Canton Road, Kowloon, Hong Kong, 737-0338.

**HUNGARY:** Texas Instruments Representation, Budaörsi u.50, 3rd floor, 1112 Budapest, Hungary, (1) 269 8310.

**INDIA:** Texas Instruments India Private Ltd., AL-Aabeb, 150/1 Infantry Road, Bangalore 560 001, India, (91-80) 226-9007.

**IRELAND:** Texas Instruments Ireland Ltd., 7/8 Harcourt Street, Dublin 2, Ireland, (01) 475 52 33.

**ITALY:** Texas Instruments Italia S.p.A., Centro Direzionale Colleoni, Palazzo Perseo-Via Paracelso 12, 20041 Agrate Brianza (MI), Italy, (039) 63 221; Via Castello della Magliana, 38, 00148 Roma, Italy (06) 657 26 51.

**JAPAN:** Texas Instruments Japan Ltd., Aoyama Fuji Building 3-6-12 Kita-Aoyama Minato-ku, Tokyo, Japan 107, 03-498-1211; MS Shibaura Building 9F, 4-13-23 Shibaura, Minato-ku, Tokyo, Japan 108, 03-769-8700; Nishio-Iwai Building 5F, 2-5-8 Imabashi, Chuo-ku, Osaka, Japan 541, 06-204-1881; Dai-ri Toyota Building Nishi-kan 7F, 4-10-27 Meieki, Nakamura-ku, Nagoya, Japan 450, 052-583-8691; Kanazawa Oyama-cho Daichi Seimei Building 6F, 3-10 Oyama-cho, Kanazawa-shi, Ishikawa, Japan 920, 0762-23-5471; Matsumoto Showa Building 6F, 1-2-11 Fukashi, Matsumoto-shi, Nagano, Japan 390, 0263-33-1060; Daichi Olympic Tachikawa Building 6F, 1-25-12, Akebono-cho, Tachikawa-shi, Tokyo, Japan 190, 0425-27-6760; Yokohama Business Park East Tower 10F, 134 Goudo-cho, Hodogaya-ku, Yokohama-shi, Kanagawa, Japan 240, 045-338-1230; Nishio Seimei Kyoto Yasaka Building 5F, 843-2, Higashi-Shiokohji-cho, Higashi-iru, Nishinotoh-in, Shiokohji-dori, Shimogyo-ku, Kyoto, Japan 600, 075-341-7713; Sumitomo Seimei Kumagaya Building 8F, 2-44 Yayoi, Kumagaya-shi, Saitama, Japan 360, 0485-22-2440; 4262, Aza Takao, Oaza Kawasaki, Hiji-Machi, Hayami-Gun, Oita, Japan 879-15, 0977-73-1557.

**KOREA:** Texas Instruments Korea Ltd., 28th Floor, Trade Tower, 159-1, Samsung-Dong, Kangnam-ku Seoul, Korea, 2-551-2800.

**MALAYSIA:** Texas Instruments Malaysia, SDN. BHD., Lot 36.1 #Box 93, Menara Maybank, 100 Jalan Tun Parak, 50050 Kuala Lumpur, Malaysia, 50-3-230-6001.

**NORWAY:** Texas Instruments Norge A/S, P.B. 106, Brin Sveien 3, 0513 Oslo 5, Norway, (02) 264 75 70.

**PEOPLE'S REPUBLIC OF CHINA:** Texas Instruments China Inc., Beijing Representative Office, Beijing, China, 500-2265, Ext. 3750.

**PHILIPPINES:** Texas Instruments Asia Ltd., Philippines Branch, 14th Floor, Ba-Lepanto Building, 8747 Paseo de Roxas, 1226 Makati, Metro Manila, Philippines, 2-817-6031.

**PORTUGAL:** Texas Instruments Equipamento Electronico (Portugal) LDA., Eng. Frederico Ulricho, 2650 Moreira Da Maia, 4470 Maia, Portugal (2) 948 10 03.

**SINGAPORE (& INDONESIA, THAILAND):** Texas Instruments Singapore (PTE) Ltd., 990 Bendemeer Road, Singapore 1233, (65) 390-7100.

**SPAIN:** Texas Instruments España S.A., c/Gobelos 43, 28023, Madrid, Spain, (1) 372 80 51; Parc Tecnologic Del Valles, 08290 Cerdanyola, Barcelona, Spain, (3) 31 791 80.

**SWEDEN:** Texas Instruments International Trade Corporation (Sverigefilialen), Box 30, 164 93, Isafjordsgatan 7, Kista, Sweden, (08) 752 58 00.

**SWITZERLAND:** Texas Instruments Switzerland AG, Riedstrasse 6, CH-8953 Dietlikon, Switzerland, (01) 744 2811.

**TAIWAN:** Texas Instruments Taiwan Limited, Taipei Branch, 23th Floor, Sec. 2, Tun Hua S. Road, Taipei 106, Taiwan, Republic of China, (2) 378-6800.

**UNITED KINGDOM:** Texas Instruments Ltd., Manton Lane, Bedford, England, MK41 7PA, (0234) 270 111.



